Sort by
  1. Language:Verilog
  2. Category:Embeded
  3. Time:ALL
  4. View:1000 times
Remove all
Language More Hide
Category More Hide
Time
View
More

The DMAC module in AMBA Bus based on SOC design

This design is based on the SOC system, using AMBA Bus DMA data transfer mode control module design of DMAC, a total of five modules, proven design timing constraints and other requirements...

Collected some foreign Classical Verilog code

space:nowrap;">搜集的一些国外经典Verilog代码,很经典,实用,适合于一些有一定verilog编程经验的同道中人学习。中间有一些注释,便于理解和分析,很好用。其中一些例子堪称经典,大家一起学习,共勉!...

FPGA Verilog digital clock

Application background This is an alarm clock implementing  functionality of a digital alarm clock on a FPGA BOard. It is written in the Verilog language and it is a digital clock program running quite successfully on the FPGA Development Board. When Compared to other languages veilo...

I2C verilog code

top:0px;margin-bottom:0px;padding:0px;font-family:Arial;line-height:15px;white-space:normal;background-color:#FFFFFF;"> 所以这是我第二次尝试写I2C协议,我已经学会了几个重要的事情。我相信就非常快让这个工作,但已经到了哪里还不知道我可以做什么...

AXI bus interface

A7 Cortex-A处理器包括 ; ;和 ;Cortex-A15AXI一致性扩展Lite(ACE Lite)先进的可扩展接口4(AXI4)先进的可扩展接口4 Lite(AXI4 Lite)先进的可扩展接口4流(AXI4流V1.0)高级跟踪总线(ATB v1.1)先进外围总线(apb4 V2.0)AMBA 3规...


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D