Sort by
  1. Language:Verilog
  2. Category:Embeded
  3. Time:ALL
  4. View:below 50 times
Remove all
Language More Hide
Category More Hide
Time
View
More

The DMAC module in AMBA Bus based on SOC design

This design is based on the SOC system, using AMBA Bus DMA data transfer mode control module design of DMAC, a total of five modules, proven design timing constraints and other requirements...

Collected some foreign Classical Verilog code

space:nowrap;">搜集的一些国外经典Verilog代码,很经典,实用,适合于一些有一定verilog编程经验的同道中人学习。中间有一些注释,便于理解和分析,很好用。其中一些例子堪称经典,大家一起学习,共勉!...

GPSR(Homemade GPS Receiver)

family:Verdana, Arial, Helvetica, sans-serif;font-size:13.6000003814697px;line-height:20px;white-space:normal;"> 我积极地设计此接收器后阅读的工作 的维德马尔 Matjaž,S53MV,开发一个 GPS 接收器,从零开始,使用主要分立元件,在 20 多年前了他对 DSP...

Ethernet for FPGA-PC communication

size:16px;">描述: 这个项目是设计启用 FPGA 板交流构筑设备通过板载以太网连接的界面。岗位职责: 设计的 10Base T 以太网 MAC 一直做的 verilog 和执行相同的 onSpartan 3E FPGA 板。...

FPGA Verilog digital clock

Application background This is an alarm clock implementing  functionality of a digital alarm clock on a FPGA BOard. It is written in the Verilog language and it is a digital clock program running quite successfully on the FPGA Development Board. When Compared to other languages veilo...

I2C verilog code

top:0px;margin-bottom:0px;padding:0px;font-family:Arial;line-height:15px;white-space:normal;background-color:#FFFFFF;"> 所以这是我第二次尝试写I2C协议,我已经学会了几个重要的事情。我相信就非常快让这个工作,但已经到了哪里还不知道我可以做什么...

Verilog simulation of digital stopwatch for source

align:left;text-indent:21pt;" align="left"> 1.具有暂停/启动功能;2.具有重新开始功能;3.用6个数码管分别显示百分秒、秒和分钟。 Solution:根据要求,采用自底向上的设计方法:选择了max+plus2进行编辑和调试。 整体来说...

Design and realization of digital cymometer based on Verilog HDL

Design and realization of digital cymometer based on Verilog HDL, complete engineering documents, the design meets the following requirements:(1) digital display frequency values(2) measuring deviation is less than 0.1%(3) testing of sine or square wave signal for the following 10kHz(4) square wave...

AES 256 encryption engine, 4 input pipeline

output target-output" style="margin: 0px 0px 5px; padding: 0px; line-height: 22px; font-size: 14px; color: rgb(51, 51, 51); font-family: arial;">本代码是一种实现AES-256。此代码加密4种不同的输入数据的128位与4个不同的密钥256位为每个数据所有加密的数据产生67...

64point sdf fft

space:normal;">基4的64点SDF结构,采用基4的流水线的结构,速度快,存储资源使用的少,方便在FPGA上实现,...

prev 1 2 3 4 5 6 next

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D