Sort by
  1. Language:Verilog
  2. Category:dsp
  3. Time:ALL
  4. View:All
Remove all
Language More Hide
Category More Hide
Time
View
More

128 PIPELINED FFT

This projects implements an 32 point Decimation In Time Fast Fourier Transform....

My Verilog code.

Application backgroundI am a 4th year student in khulna university.I am doing thesis in ddr2 memory controller,but i am a new comer in this field.I am badly in need of a verilog code for ddr2 mmeory controller. Key TechnologyVibratory conveyors, also called shakers, are the highways in your pla...

Pipelining simple CPU design

Simple CPU design, simple digital system design, Verilog language, circuit design based on basic digital circuit...


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D