Sort by
  1. Language:Verilog
  2. Category:Image Processing
  3. Time:ALL
  4. View:All
Remove all
Language More Hide
Category More Hide
Time
View
More

Ov7670 image acquisition system based on Nios

size:16px;">FPGA+i2c控制ov7670+SDRAM FIFO送至vga显示,转载于bingo,纯verilog,欢迎移植。由电子技术与应用论坛的bingo编写,同时也配备有详细的ov7670开发文档。有需要的同学可以在电子技术应用group搜索bingo即可。从开发板的设计,摄...

coventional dct using verilog

列。离散余弦变换是图像处理 trnasform 有权从空间域向频率域图像中非常重要的。程序注释将帮助您了解该过程。...

Turn RGB2S RGB s

RGB transfer code s components in HSI, video enhancement algorithm that is used in the conversion, according to this algorithm can be transplanted to the FPGA, implemented in the FPGA....

VERILOG timing Adder float

Very practical implementation of floating-point Adder. Very practical implementation of floating-point Adder. Very practical implementation of floating-point Adder. Very practical implementation of floating-point Adder. Very practical implementation of floating-point Adder....

Ov7670 image acquisition system based on Nios

Prepared by the electronic technology forum bingo pure Verilog code; while Bingo offer discussion groups discussion related to image processing with FPGA implementation; ov7670 bingo has a related company blog; and the need for students to see; is ideal for just getting started with FPGA implementat...

Verilog the Sobel algorithm

In the FPGA for image processing, using Sobel edge-detection algorithm, is written in the Verilog language used in this algorithm on image contour detection of very practical...

game cordic

This library is free software; you can redistribute it and/ormodify it under the terms of the GNU Library General PublicLicense as published by the Free Software Foundation; eitherversion 2 of the License, or (at your option) any later version.This library is distributed in the hope that it will be...

this is the verilog code for discrete cosine transform in verilog

Abstract—Fault diagnosis plays an important role in physicalfailure analysis and yield learning process. With tens of billionsof transistors being integrated in one chip, multiple faults mayexist. With multiple faults, fault masking and reinforcing effectsmay appear. They may cause the conventiona...

Verilog code for 16 point approximate 2D-DCT

点二维离散余弦变换通过执行两个 1 D DCTs.1st 一维离散余弦变换应用于每个输入中的行,并且从这个结果一维 DCT 执行的每一列。它由输入的加法器块,8 点近似离散余弦变换和置换块组成。...

sobel verilog hdl 程序

sobel 算法通过verilog hdl 语言描述, 处理在图像问题中的边缘化问题,该算法在fpga平台上已经成功实现!!...


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D