Sort by
  1. Language:Verilog
  2. Category:Image Processing
  3. Time:ALL
  4. View:100—300 times
Remove all
Language More Hide
Category More Hide

sobel verilog hdl 程序

sobel 算法通过verilog hdl 语言描述, 处理在图像问题中的边缘化问题,该算法在fpga平台上已经成功实现!!...

Full-Adder and its simulation

This code is a Verilog HDL code, for a full-Adder, which has its source code, and simulation results, wave and so on. Quartus II can be used to open, or downloaded to the FPGA Development Board....

reconfigurable control unit

A verilog code to scale pixels using reconfigurable control unit. we wll take image pixels as input and process them using the logic and will give the output....


Don't have an account? Register now
Need any help?
Mail to:


CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D