Sort by
  1. Language:Verilog
  2. Category:Image Processing
  3. Time:ALL
  4. View:100—300 times
Remove all
Language More Hide
Category More Hide
Time
View
More

sobel verilog hdl 程序

sobel 算法通过verilog hdl 语言描述, 处理在图像问题中的边缘化问题,该算法在fpga平台上已经成功实现!!...

Full-Adder and its simulation

size:14px;">该段代码是verilog HDL 代码,为一个全加器,里面已经将其有源代码,及其仿真的效果,波形等等。可以用quartus II打开,或者进行下载到FPGA开发板上去。...

reconfigurable control unit

size:16px;">对规模像素,且采用可重构控制单元的 verilog 代码。我们 wll 带图像像素用作输入,并处理它们使用的逻辑,并将输出。...


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D