Sort by
  1. Language:PDF
  2. Category:vhdl
  3. Time:ALL
  4. View:All
Remove all
Language More Hide
Category More Hide
Time
View
More

VLSI based built in self test for soc

Design of amba and ahp bridge for soc solution and its test strategy. It is used by xilinx and model sim and  synthesis results shows better predictor of handshaking between two communicating protocols. The design  shows in terms of efficient area and speed....

VHDL design of interleaver for Turbo code

Introduced on the encoding and decoding of Turbo codes and interleaver, block interleaver, for example, tells the interwoven interwoven design of reconciliation and complete algorithms. By altering its programming languages could also change the interleaver types....


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D