Sort by
  1. Language:VB
  2. Category:verilog
  3. Time:ALL
  4. View:300—500 times
Remove all
Language More Hide
Category More Hide
Time
View
More

3 router design and verification

Application backgroundThis is the source code of a Router digital system used inside the Ethernet. The code has been written in Verilog using behavioral model. there are 3 slave and one master , thats why it is called 1x3 configuration.Key TechnologyThe main RTL has been made using Xilinx ISE simu...


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D