CodeForge.comFree Open Source Codes Forge and Sharing |
//
// TMDX ALPHA RELEASE
// Intended for product evaluation purposes
//
//###########################################################################
//
// FILE: DSP28_Adc.h
//
// TITLE: DSP28 Device ADC Register Definitions.
//
//###########################################################################
//
// Ver | dd mmm yyyy | Who | Description of changes
// =====|=============|======|===============================================
// 0.55| 06 May 2002 | L.H. | EzDSP Alpha Release
// 0.56| 20 May 2002 | L.H. | No change
// 0.57| 27 May 2002 | L.H. | No change
//###########################################################################
#ifndef DSP28_ADC_H
#define DSP28_ADC_H
//---------------------------------------------------------------------------
// ADC Individual Register Bit Definitions:
struct ADCTRL1_BITS { // bits description
Uint16 rsvd1:4; // 3:0 reserved
Uint16 SEQ_CASC:1; // 4 Cascaded sequencer mode
Uint16 rsvd2:1; // 5 reserved
Uint16 CONT_RUN:1; // 6 Continuous run
Uint16 CPS:1; // 7 ADC core clock prescaler
Uint16 ACQ_PS:4; // 11:8 Acquisition window size
Uint16 SUSMOD:2; // 13:12 Emulation suspend mode
Uint16 RESET:1; // 14 ADC reset
Uint16 rsvd3:1; // 15 reserved
};
union ADCTRL1_REG {
Uint16 all;
struct ADCTRL1_BITS bit;
};
struct ADCTRL2_BITS { // bits description
Uint16 EVB_SOC_SEQ2:1; // 0 Event manager B SOC mask for SEQ2
Uint16 rsvd1:1; // 1 reserved
Uint16 INT_MOD_SEQ2:1; // 2 SEQ2 Interrupt mode
Uint16 INT_ENA_SEQ2:1; // 3 SEQ2 Interrupt enable
Uint16 rsvd2:1; // 4 reserved
Uint16 SOC_SEQ2:1; // 5 Start of conversion for SEQ2
Uint16 RST_SEQ2:1; // 6 Reset SEQ2
Uint16 EXT_SOC_SEQ1:1; // 7 External start of conversion for SEQ1
Uint16 EVA_SOC_SEQ1:1; // 8 Event m
...
...
... to be continued.
This is a preview. To get the complete source file,
please click here to download the whole source code package.
| Name | Size | Date |
| 2.88 kB | 29-11-03 15:08 | |
| 454.00 B | 29-11-03 15:08 | |
| 4.56 kB | 29-11-03 15:08 | |
| 11.30 kB | 29-11-03 15:08 | |
| 465.00 B | 29-11-03 15:08 | |
| 453.00 B | 29-11-03 15:08 | |
| 135.28 kB | 29-11-03 15:08 | |
| 10.83 kB | 29-11-03 15:08 | |
| 850.00 B | 29-11-03 15:08 | |
| 467.00 B | 29-11-03 15:08 | |
| 4.26 kB | 29-11-03 15:08 | |
| 13.25 kB | 29-11-03 15:08 | |
| 454.00 B | 29-11-03 15:08 | |
| 454.00 B | 29-11-03 15:08 | |
| 4.81 kB | 29-11-03 15:08 | |
| 3.20 kB | 29-11-03 15:08 | |
| 473.00 B | 29-11-03 15:08 | |
| 28.18 kB | 29-11-03 15:08 | |
| 18.68 kB | 29-11-03 15:08 | |
| 157.13 kB | 29-11-03 15:08 | |
| 0.00 B | 20-11-03 15:26 | |
| 49.00 B | 20-11-03 15:26 | |
| 358.00 B | 20-11-03 15:26 | |
| 987.00 B | 29-11-03 15:08 | |
| 987.00 B | 29-11-03 15:08 | |
| 1.12 kB | 27-05-02 11:22 | |
| 6.32 kB | 27-05-02 11:23 | |
| 3.72 kB | 27-05-02 11:22 | |
| 5.09 kB | 27-05-02 11:23 | |
| 24.60 kB | 27-05-02 11:23 | |
| 4.68 kB | 27-05-02 11:23 | |
| 2.39 kB | 27-05-02 11:23 | |
| 3.83 kB | 24-05-02 09:23 | |
| 8.07 kB | 29-05-07 09:47 | |
| 45.64 kB | 27-05-02 11:24 | |
| 1.13 kB | 27-05-02 11:23 | |
| 20.48 kB | 27-05-02 11:24 | |
| 1.17 kB | 27-05-02 11:24 | |
| 2.96 kB | 27-05-02 11:21 | |
| 1.71 kB | 27-05-02 11:21 | |
| 28.86 kB | 24-05-02 09:11 | |
| 1.86 kB | 27-05-02 11:21 | |
| 1.16 kB | 27-05-02 11:21 | |
| 33.92 kB | 27-05-02 11:24 | |
| 2.01 kB | 27-05-02 11:21 | |
| 5.83 kB | 27-05-02 11:24 | |
| 5.28 kB | 27-05-02 11:21 | |
| 6.32 kB | 27-05-02 11:24 | |
| 2.38 kB | 29-05-07 11:30 | |
| 8.04 kB | 27-05-02 11:25 | |
| 1.17 kB | 27-05-02 11:22 | |
| 6.09 kB | 27-05-02 11:25 | |
| 2.62 kB | 24-05-02 09:32 | |
| 9.75 kB | 27-05-02 11:25 | |
| 2.48 kB | 27-05-02 11:22 | |
| 3.69 kB | 27-05-02 11:25 | |
| 1.17 kB | 27-05-02 11:22 | |
| 2.20 kB | 27-05-02 11:25 | |
| 2.39 kB | 27-11-03 16:43 | |
| 5.80 kB | 30-05-03 10:50 | |
| 10.40 kB | 29-05-07 11:30 | |
| 2.23 kB | 29-05-07 09:48 | |
| 6.07 kB | 29-11-02 13:52 | |
| 151.52 kB | 29-08-01 13:44 | |
| 3.57 kB | 20-11-03 14:02 | |
| 0.00 B | 09-04-09 10:07 | |
| 0.00 B | 09-04-09 10:07 |