Sponsored links

Top Source Codes

vlsi full adder

a vhdl program for full adder with the simulation image.by using it u can get the output easily and accurately...
  vhdl      VHDL     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

vhdl Digital full adder Logic Program

 vhdl program for “full adder” behavioral design in Xilinx integrated software environment...
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

4-bit prallel adder

a>    Half adder module ha(sum,ca,a,b);     input a,b;     output sum,ca;              assign sum= a^b;         &nbs...
  verilog      Verilog     

Simple full adder Verilog Code

This is a simple 1 bit full adder verilog code `timescale 1ns / 1ps module 1bitfulladder ( input a, input b, input cin, output s, output cout ); assign s = a ^ b ^ cin; assign cout = (a & b) | (a & cin) | (b & cin); endmodule //Test Bench...
  Verilog      Verilog     

Carry ripple adder (16 bit - not use full adder)

this is a CSA - Carry ripple adder.   for 16 bit   it doesn't run by cascade of full adders.   it all made up of P, G and sum gates....
  Algorithm      Verilog     

Hot Search Keywords


    Sponsored links
pic30f class=l onmousedown= return rwt this 479 |  WinSock 多线程 Sign the Guestbook: mult RS=^ADA6tgesIHgFp |  direct3d c |  4节点有限元 |  ring0 keylogger Powered by Advanced Guestbook rigidness&ct |  i2c for lpc2148 external interrupt |  image mosaic using surf matlab |  PWM?name=Guestbook?name=1 hit 57 hit 1 href= s 0 mobile xi |  4路视频采集 |  4绾縧cd1602 stc12c2052 |  self balancing bots |  ring0 keylogger Powered by Advanced Guestbook rigidness?ct |  prolog sudoku MGB OpenSource Guestbook flew?name=Guestb h |  textstream |  rayleigh fading channel generation class=l onmousedown= ret |  rmse psnr powered by TPK Guestbook crying?mop=AddEntry&op= |  project date and time client server withe socket code |  细胞自动机&sa=U&ei=7HijT9 |  LDPC译码 matlab |  cost calculation of load dispatch using genetic algorithm |  vb6 json Designer: Free PHPLD Templates Submit Article m |  4环 LDPC |  tms320 c67xx |  fpga 点阵 |  4相步进电机 |  4种dct变换源代码 |  dlprinter powered by: php link directory add article 囟?m |  word 文档格式 |  krawtchouk code matlab |  ciso |  GPRS发送短信?mop=AddEntry&name=guestbook hit &op=modload |  freescale& cmd=sign Powered by PHPLD Submit Article RK=0 |  drf1605 zigbee powered by advanced guestbook bat |  flash ane Using Article Directory plugin movable?mop=AddEn |  drf1605 zigbee powered by advanced guestbook bat?ct=clnk |  OpenNETCF Camera C# |  获取千千静听歌词 |  4片 74HC595 驱动程序 |  SJA1000 arduino |  spce061 sd |  SAUVOLA BINARIZATION |  jobqueue |  virtual cd |  matlab?TXT? |  ?mop=AddEntry&op=modload&name=G hit 623 href= s 0 ph hit 7 |  mikrobasic pcf8574 Designed by: PHPLD Your Site Submit Ar |  wiced sdk Powered by: php Link Directory Submit Article?p |  MDC MDIO Powered by Easy Guestbook Butterfly?prev= sea&pre |  opencv ?? Ultimate Guestbook Version kick?mop=AddEntry&op |  freeRTOS LM3S lwip Powered by Advanced Guestbook relics |  matlab?name=Gu hit 48 href= s hit 34 href= s 0 st7920 sp |  photo puzzle code for android |  ofdm频率偏差?cmd=sign |  七龙纪II?name=guestbook h hit 4 hr hit 8 href= s 0 Alg |  microchip lwip powered by advanced guestbook treaty?ct=cln |  FKAttend dll Designed by: PHPLD Your Site Add Article%2 |  ov7725 ?? |  ir decoder code for msp430f5438 |  sauvola thresholding?mop=AddEntry&name=Gu hit hit&op=modload |  csharp wince chat |  cras |  DS1302定时控制继电器 |  barker code matlab?mop=AddEntry&op=modload&name=G hit 31 hre |  spatiotemporelle correlation?mop=AddEntry&op=modload&name=Gu |  normalized cross correlation function in c |  tsop56 protel Powered by: php Link Directory Add Articl?m |  undo |  ps2 xilinx edk in fpga class=l onmousedown= return rwt thi |  rgbtohsi |  fraps婧愮爜 |  SHT stm |  Fpga 摄像头 |  jni codec |  meep mit Powered by Advanced Guestbook destination |  EMF Virtual Printer Powered by: Maian Guestbook priceless? |  iec101 source |  footvll enter word verification in box below guestbook?mod |  Fast Peer Group Filtering PGF code matlab |  labview control 7 segment?mop=AddEntry&name=gue h&op=modload |  modbus QT Powered by: php Link Directory Add Article 9 R |  skin color detection matlab |  ???TCPIP&amp sa=U&amp ei=WxwzUcCRD9K2hAf3tIDIBw&amp ve |  ???VC ?? |  ???UKF |  barker code matlab?mop=AddEntry&op=modload&name=G hit 31 hre |  simple game in turbo c RK=0?name=guestbook hi hit 4457 hit 3 |  power system reliability matlab code |  barker code matlab |  ???SSDT Powered by Advanced Guestbook |  csharp console application |  BUCK step down dc chopper circuit |  ???Session Bean |  ???SVM C ?? |  rc520 enter word verification in box below guestbook?name= |  高度压缩代码 |  arx identification |  QT 3D |  ThreadTimer Designed by: PHPLD Your Site Submit Article?m |  newton interpolation in scilab?mop=AddEntry&op=modload&name= |  sunplus 8202r d tool kit |