Sponsored links

Top Source Codes

vlsi full adder

a vhdl program for full adder with the simulation image.by using it u can get the output easily and accurately...
  vhdl      VHDL     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

vhdl Digital full adder Logic Program

 vhdl program for “full adder” behavioral design in Xilinx integrated software environment...
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

4-bit prallel adder

a>    Half adder module ha(sum,ca,a,b);     input a,b;     output sum,ca;              assign sum= a^b;         &nbs...
  verilog      Verilog     

Simple full adder Verilog Code

This is a simple 1 bit full adder verilog code `timescale 1ns / 1ps module 1bitfulladder ( input a, input b, input cin, output s, output cout ); assign s = a ^ b ^ cin; assign cout = (a & b) | (a & cin) | (b & cin); endmodule //Test Bench...
  Verilog      Verilog     

Carry ripple adder (16 bit - not use full adder)

this is a CSA - Carry ripple adder.   for 16 bit   it doesn't run by cascade of full adders.   it all made up of P, G and sum gates....
  Algorithm      Verilog     

Hot Search Keywords


    Sponsored links
6410 裸机 Powered by Easy Guestbook ddys&c?name=G hit 5 |  JustinIO Powered by PHPLD Add Article RK=0 RS=FYYvW0IXZNuaa |  fuzzy ahp MGB OpenSource Guestbook Texas?name=v978458?nam |  add url s 0 Internet Soc hit 4260? |  STM32F0 Skinned by: Web Design Directory Add Article ~th |  hadoop apriori Designer: Free PHPLD Templates Submit Arti |  rockchip MGB OpenSource Guestbook souls?ct=clnk |  bmp convert png MGB OpenSource Guestbook corrupt&ct=cl?nam |  snake cmd PHP Link Directory Submit Article politely |  shape draw resize Powered by: Maian Guestbook all?mop=AddE |  cd ayala powered by TPK Guestbook hurt&ct=clnk |  vocenhancer game by niit powered by TPK Guestbook highspee |  nfr24L01 with codevision |  w5100 wiznet powered by advanced guestbook treaty&ct=c |  firmware gps nowada 117 |  c a program that reads in a list of building coordinates f |  vector quantization of image code in matlab |  pic18f2480 obd |  ? PHP Link Directory Submit Article ? RK=0 RS=2ScCrGhZDCUv |  arm slos Powered By: Article Friendly Ultimate axis&ct=cln |  fuzzy ahp MGB OpenSource Guestbook Texas&prev= search?mop |  Ans RISC817 SC Powered by: Maian Guestbook layered |  tcpmp 081 MGB OpenSource Guestbook flew?ct=clnk?mop=AddEnt |  mobus stm32 modbus example Powered by: Maian Guestbook Ind |  ios电子书杂志 |  sparsy representation |  gentic program pid tuning by fuzzy&sa=U&ei=Fb20T T3AebliAK6k |  ROTATION INVARENCE |  pic16f877a doorbell |  what is b spline |  pegasis ns2 |  ? Powered By: Article Friendly Ultimate & RK=0 RS=BGPavDHs4 |  job portal project in j2ee powered by TPK Guestbook than?m |  textual emotion recognition system c#?mop=AddEntry&op=modloa |  socks scanner zb path SERVER= DOCUMENT ROOT ?id=test? |  energy efficient TCL script for AODV implementation routing |  delphi COMPORT FOR at89s52 |  algoritma des |  RX 8025 c |  nvr linux |  movie ticket booking system |  c# code for DES encryption and decryption for image and audi |  android 手写辨識 |  movie recommendation system |  A3 A8 algorithm implementation |  Push to talk android |  rail fence decryption |  android flames |  RFM12B AVR powered by TPK Guestbook In?ct=clnk&tbs=qdr:w |  c# ticket booking Powered by: Maian Guestbook cinemati ct |  ST7565 pIC24 Powered by: Maian Guestbook familiar |  lbp opencv?mop=AddEntry&op=modload&name=Guest hit 1 href= |  traffic light atmega Powered by Burning Book све |  des ecb encrypt powered by TPK Guestbook Balloon?ct=clnk |  Kasiski examination |  android application sms locker |  VRP clark and wright saving algoritm |  Design of digital FIR filters using differential evolution a |  ANDROID PLAYER LRC |  introduction of restaurant billing system project in c |  fortran ants colony |  android hid air mouse |  QT RS232 Member Login to Submit Article caller&ct=clnk |  Algorithm |  project on marksheet generation?agreed%3&mode=register |  8255 vhdl powered by TPK Guestbook Wiz?name=Guestbook h h |  stn1110 source Powered by Easy Guestbook mostly?cmd=sign |  mahjong c# Powered by Advanced Guestbook feed&ct=clnk |  DGScreenSpy modules mod ppc simple spotlight elements uplo |  sending data to the server using sim300 module |  ? Powered By: Article Friendly Ultimate & RK=0 RS=g5Nmt0T7d |  Game dakon Rate this Article 3A Current 3A witty RK=0 RS=g |  flyback converter simulink?name=Gues hit 614 href&op%3 |  ع Powered By: Article Friendly Ultimate Ø%?name=Gu hit h |  Utility 3d enter word verification in box below guestbook% |  HDSI source Template By Free PHPLD Templates Add Article |  ? Powered By: Article Friendly Ultimate RK=0 RS=NMlHWHRaMqq |  WSN LEACH C matlab Powered by PHPLD Add Article omit?ct |  流体积 |  c# audio record?file=&mop=AddEntry&name=Guestbook&op=modload |  ACR122U ?IC |  eye blink detection android |  facility layout problem |  racing game |  offline gps maps in android eclipse |  WEB host |  nlms elements |  pmod wifi |  pca FACE RECOGNITION CODE MATLAB |  card game android |  android ping |  electronic voting system erd and dfd |  vehicle classification |  hospital management system using web based source code |  ESC POS printer |  isis proteus ds12887 traffic light controle system |  | ld: php Link Directory Add Article?cmd=sign?cmd=sign&prev |  PAUL VIOLA enter word verification in box below guestbook |  table tennis game Add Article PHP Link Directory second |  OR1200 |