Sponsored links

Top Source Codes

vlsi full adder

a vhdl program for full adder with the simulation image.by using it u can get the output easily and accurately...
  vhdl      VHDL     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

vhdl Digital full adder Logic Program

 vhdl program for “full adder” behavioral design in Xilinx integrated software environment...
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

4-bit prallel adder

a>    Half adder module ha(sum,ca,a,b);     input a,b;     output sum,ca;              assign sum= a^b;         &nbs...
  verilog      Verilog     

Simple full adder Verilog Code

This is a simple 1 bit full adder verilog code `timescale 1ns / 1ps module 1bitfulladder ( input a, input b, input cin, output s, output cout ); assign s = a ^ b ^ cin; assign cout = (a & b) | (a & cin) | (b & cin); endmodule //Test Bench...
  Verilog      Verilog     

Carry ripple adder (16 bit - not use full adder)

this is a CSA - Carry ripple adder.   for 16 bit   it doesn't run by cascade of full adders.   it all made up of P, G and sum gates....
  Algorithm      Verilog     

Hot Search Keywords


    Sponsored links
6410 dm9003 Powered by: php Link Directory Submit Article |  ber for viterbi decoding |  OFDM NS2 Simulation |  RS232 Spartan 3E verilog |  add url s 0 Internet Soc hit 4 <!doctype?mop=AddEntry&op=mod |  HarwDisk powered by Fireboard cabbage patch RK=0 RS=SAQw |  ? Powered By: Article Friendly Ultimate & RS=^ADAkb yxKOUZd |  shell?? Ultimate Guestbook Version?cmd=sign |  zip pkzip powered by TPK Guestbook hairstyling&ct=clnk |  cortex fat32 |  vhdl cyclone II vga display numbers Powered |  s 0 ? Powered by Advanced Guestbook?et rp=1 inurl%?mop=Add |  pitch smoother Powered by PHP Melody いない |  mytools 脚本 |  matlab code for band reject |  711 codec cortex |  GPSLogger |  win32 lrzsz |  WINDMILL mini project using glut functions in openGL |  ? Powered By: Article Friendly Ultimate & RS=^ADAIT5WfRfs4m |  php msql Powered by Advanced Guestbook runway&ct=clnk?cmd= |  AD控制程序VHDL |  rtsp Capture ip cam labview |  LED EXAMPLE using uCOS II on 8051?cmd=sign |  temperature converter emu8086 Ultimate Guestbook Version |  php msql Powered by Advanced Guestbook runway&ct=clnk |  communication systems e book |  xsim |  gps tcp ip socket tk102 |  robot arm simulation?mop=AddEntry&op=modload&name=G hit 76 |  imaqt Powered by: Maian Guestbook some?tbs=qdr:w?ct=clnk?m |  ST7565 pIC24 Powered by: Maian Guestbook familiar |  传奇引擎 |  php msql Powered by Advanced Guestbook runway&ct=clnk?mop= |  dtw 连续数字语音识别 |  MSM773 powered by TPK Guestbook Han?name=Guestbook?name=hi |  U CutList341 Ultimate Guestbook Version?name=Guestbook?nam |  OPENGL Human modeling MGB OpenSource Guestbook MUST&prev=? |  迭代排序 |  RegisterWinDriver?name=Guestbook |  stock prediction web based matlab |  registryfix booster professional 2010 |  proteus仿真 TC35 |  palmprint |  wix 编辑 |  stm32 hid keyboard |  lohman1 Ultimate Guestbook Version Ultimate Guestbook Ve |  secure AODV in ns2 |  DUKPT |  ?? PHP Link Directory Submit Article ??& ctf= rdr T RK=0 |  ? Powered By: Article Friendly Ultimate & RS=^ADAEoLIApSMGR |  pitch smoother Powered by PHP Melody?cmd=sign&prev= |  高频变压器 |  撋憡?agbook=addentry |  查询本机ip地址 |  CRC 12 JAVA |  mpeg2 transport stream program stream |  image rotate delphi |  monk and riddle |  regression |  <strong>Computer< strong> Networking 瑙g Ult?cmd=sign |  滤波器 mdl文件?mop=AddEntry&op=modload&name=Gue hit 2 h |  sunplus spv7050 Skinned by: Web Design Directory Submit A |  AUTO CORRELATION C?cmd=sign |  璁$畻瀛楃涓茬浉鍚岀殑涓暟 |  php msql Powered by Advanced Guestbook runway?ct=clnk |  opencv 背景模型 |  vhdl code for 8 bit arm |  sunplus tool kid |  MCTP |  用栈实现多项式的运算 |  OPENGL Human modeling MGB OpenSource Guestbook MUST&prev= |  MSp430G2553 Traffic Light?mop=AddEntry&op=modload&name=Guest |  autokey cipher?mode=register&agreed=true&iscanyesno=yeswecan |  OpenCV CBIR |  reverse conect |  XILINX vhdl code for DDR SDRAM |  STN1110 firmware |  lib ecc PHP Link Directory Submit Article حف?mop=AddEntr |  HarwDisk powered by Fireboard cabbage patch&tbs=qdr:w&ct=cln |  计算机图形学课程设计代码 |  A1803AK1025 |  hcs12 digital clock |  circle asm |  Algorithm |  ssd3 pq9 Ultimate Guestbook Version sticky&ct=clnk |  瀹炴椂 C# |  nonlinear Xfem |  刷新ViewState |  hand gesture jmf |  PAtientsimulator |  ? Powered By: Article Friendly Ultimate ? RK=0 RS=5ucZLOQfOa |  ? Powered By: Article Friendly Ultimate Powered By: Ar RK= |  OPENGL Human modeling MGB OpenSource Guestbook MUST?prev= |  3d dted Powered by: Maian Guestbook PRLog&ct=clnk?mop=AddE |  RMS verilog Designed by: PHPLD Your Site Submit Article |  wen boc |  cdockablepane wm nclbuttondblclk |  difference of gaussian matlab code |  Speech Voice text |