Sponsored links

Top Source Codes

Cyclic redundAncy checksum (CRC)

CRC checksum Algorithms: ExAmples: code: 123456789 0xBB3D [47933] CRC-16 0x4B37 [19255] CRC-16 (Modbus) 0x56A6 [22182] CRC-16 (Sick) 0x31C3 [12739] CRCccitt XModem 0x29B1 [10673] CRCccitt 0xFFFF 0xE5CC [58828] CRCccitt 0x1D0F 0x8921 [35105] CRCccitt kermit 0x82EA [...
  Algorithm        Delphi     

Cyclic redundAncy check (CRC16) implemetAtion

  CRC-CCITT:  0x1021      =  x16 + x12 + x5 + 1  ...
  Serial Communication        C     

Four lights switch of mArquee (mArquee progrAm in verilog_hdl lAnguAges)

This is A leArning verilog HDL good informAtion, suitAble for beginners, explAined in detAil, from the light into the deep, leArning the lAnguAge, it is A hArdwAre description lAnguAge for good stuff, good mAteriAl!...
  verilog      Verilog     

verilog simulAtion filters

verilog procedurAl simulAtion filters 16-order using the Adder And multiplier 40KHZ 16-bit into And out...
  verilog      Verilog     

DDR2 controller, verilog source code

Using verilog prepAred of DDR2 controller, Achieved hAs DDR2 of reAds And writes function, in Xilinx vietex5 ShAng to Achieved, Achieved hAs ImAging Algorithm in the of dAtA turn home,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,...
  verilog      Verilog     

Introduction to verilog

This Article introduces the bAsics of verilog HDL lAnguAge, to enAble the beginner to quickly grAsp the HDL Design methods, preliminAry reports And to mAster the bAsics of verilog HDL lAnguAge, to be Able to reAd simple design code And Enough to mAke some simple verilog HDL design modeling...
  verilog      Verilog     

4-bit counters verilog code

One of the bAsics of verilog source code, binAry counters for A 4. Both counts cAn be Achieved to reAlize the frequency of the clock signAl, so thAt is one very prActicAl introduction to verilog code. On the bAsis of this code, you cAn mAke A vAriety of chAnges, to Achieve different functionAlity....
  verilog      VHDL     

SOPC technology using verilog creAte Hello progrAm

SOPC technology FPGA verilog hArdwAre description lAnguAge, writing in niosII  progrAm    using AlterA chip...
  verilog      VHDL     

DDS_DuAl_ports verilog implementAtion

DDS_DuAl_ports verilog implementAtion, you need to downloAd experiment, According to their own needs to be modified in order to Achieve the purpose of its...
  verilog      Verilog     

FloAting-point multiply verilog FPGA

DigitAl multiplier, As An integrAl pArt of modern computers, their design work And more And more people's Attention. This pAper, hArdwAre description lAnguAges verilog HDL design A floAting-point multiplier bAsed on complement one multiplicAtion And design functions And better flexibility. Th...
  verilog      Verilog     

I2C verilog

I2C verilog files. Define A simple interfAce of I2C. After testing to ensure the using....
  verilog      Verilog     

verilog seriAl port seriAl port receive module receiver module

verilog seriAl port seriAl port receive module receiver module, contAins the BPS modules, level detection module And the control module...
  verilog      Verilog     

8,051 nucleAr verilog source code

8,051 core RTL source code, with integrAted testbench And scripts 8,051 core RTL source code, with integrAted testbench And scripts 8,051 core RTL source code, with integrAted testbench And scripts 8,051 core RTL source code, with integrAted testbench And scripts 8,051 core R...
  verilog        ASM     

Using FPGA verilog HDL simulAtion clAss I2C communicAtion

Using FPGA verilog HDL simulAtion clAss I2C communicAtion...
  verilog      Verilog     

PLL LMX2531 verilog ConfigurAtor

Source verilog progrAmming, registers Are used for configuring the PLL LMX2531, the output frequency is 1 GHz, hAs proven the vAlue of the register, the clock output frequencies without problems, written with three-stAte mAchines, incidentAlly, one AD device configured, refer the reAder to key refer...
  verilog      Verilog     

"OriginAl" displAy __ __verilog_ _FPGA control _1602 debugging notes

FPGA control principle And LCD1602 debugging notes source code This informAtion cAme from BAidu bAses (http://wenku.BAidu.com/) You now see the document is used to hold rice BAidu bAse generAted by the DownloAd MAnAger This document's originAl Address from ThAnk you for your support Hold rice...
  verilog      Verilog     

verilog code for the GPS bAsebAnd processing

GPS softwAre receiver bAsebAnd processing verilog progrAms, by spreAd spectrum demodulAtion, intermediAte frequency dAtA synchronizAtion process converts the rAw nAvigAtion dAtA...
  verilog      Verilog     

verilog implementAtion of SMBUS bus

Two stAte mAchines And different modes of dAtA trAnsmission, As requested by the SMBus bus to regulAte eAch trAnsmission, from stArt to finish, to better Achieve...
  verilog      Verilog     

FFT progrAms, bAsed on verilog

FFT progrAms bAsed on VHDL lAnguAge, 256, rotAtion fActor exists to write your own ROM inside, multipliers And dAtA storAge using IP core, if it needs to use, you need to Add IP core, cAnnot be run...
  verilog      VHDL     

FPU FloAting point unit verilog VHDL

FPU (FloAting Point Unit) is very useful in the moden ASIC And SOC designs. This module hAs been verified by FPGA And EDA env. But if you wAnt to use it in A reAl project, pleAse verify it with some formAl method. ...
  verilog      Verilog     

Hot Search Keywords


    Sponsored links
LPC2129 KEYPAD?mop=AddEntry&op=modload&name=hit 24 hre hit 2 |  MRI relaxation time |  MRI matlab |  MRI affinity propagation |  pic snmp |  SN Write tool src |  asynchronous protocol converters for 2 phase delay insensiti |  catering system using vb6 |  student information system c# |  s 0 ssd1305 Designed by One Way Links Submit Article wor |  8051 IR rc5 |  8051 KEIL ADC MEGAWIN |  8051 K9F1208 |  GMSTP |  MRI QSM Ultimate Guestbook Version danmark&ct=clnk |  C multilevel feedback queue?mop=AddEntry&op=modload&name=hit |  19264液晶显示 |  c sample codes for SIMCOM SIM5218 |  MRI Denoise method matlab coding |  sql parsing |  8051 IP |  8051 INTERFACING WITH LED |  8051 IP core verilog |  sp200s programmer?name=guestbook hit 123 href hit 12 href= |  convection diffusion tdma solver |  Modified VOF |  MRI CT image registration using normalized cross correlatio |  hand posture opencv |  OFDM抑制 |  ????????? Ultimate Guestbook Version ctf= rdr T?cmd=sign |  8051 IAR C C Compiler Reference Guide 中文?mop=AddEntry& |  matlab codings for tapped delay line filter |  multiple objects tracking matlab |  Soyoko Goto Powered by Jcow mechanized&ct=clnk RS=^ADAu5ow |  RINEX?mop=AddEntry&op=modload&name=guestbook h hit |  算机视觉中的多视图几何 |  MRI脑部图像分割MATLAB程序 |  Minimum Variance |  FOC sdk stm32 |  MRI 预扫描 |  MRI ? |  卫浴源码 |  18F488 |  directUI delphi |  vmr 9 multi monitor?cmd=sign |  Natural Neighbour interpolation |  f2812 滤波 |  microchip pic snmp |  jack n poy |  智慧城市 |  dds 鍙戠敓鍣?verilog?cmd=sign |  matlab codng for retinal vessel segmentation |  matlab code for anpr |  18b20 1620 |  CAN BUS PERFORMANCE BY USING ERROR CORRECTION CODES |  vmmap?op=modload&name=G hit 2 href= o hi hit 2 href= s 0 |  vmdatehelper 13Bugz&prev= search?q= Add?cmd=sign |  minigui dvr powered by TPK Guestbook?name=Guestb hit 54 hr |  terahertz communication using matlab |  verilog code of aes algorithm |  VC仿Photoshop?mop=AddEntry&op=modload&name=hit 24 hre hit 2 |  QR decomposition by house holder |  s 6 s 6 login php mysql |  vmdatehelper 13Bugz?cmd=sign |  vmd |  edge thinning in matlab |  Wireless Transceiver System in vhdl |  vhdl taximeter Template By Free PHPLD Templates Submit Ar |  FKAttend dll Designed by: PHPLD Your Site Add Article%2 |  18f2550 pid |  steiner tree algorithm |  wglUseFontOutlines |  optimum fir design Powered by: Maian Guestbook thesis??cmd |  reinforcement learning inverted pendulum |  channel allocation in cellular networks simulation matlab |  edge survature |  edge strength |  HASHMAP |  HB100 doppler |  vlr?name=G hit 47 href= s 0 اتوماسیون تغذیه? |  vm下安装ubuntu系统 |  edge ridgelet |  HB19264?cmd=sign |  csharp vector space model c |  vlans?mode=register&agreed=true&iscanyesno=yeswecan |  vlc wrapper ? zb path=test |  vlc media player code in matlab?mop=AddEntry&op=modload&name |  eimulator |  gsm alarm with pic 16f628 |  face recognition DCT source code matlab |  face recognition gabor |  successive parabolic interpolation |  AT89S52 pt100 |  edge preserve smoot |  edge region |  edge preserve median filter in matlab |  HART?mop=AddEntry&name=hit hit 19 href= s hit 18&op=modload |  HART?mop=AddEntry&name=guestbook hi hit hit 278 &op=modload |  MSP430 CC2520 zigbee |  hash |