Sponsored links

Asynchronous clock domain crossing FIFO design

11 hours ago    By:whsun      View:38      Download:0

Asynchronous clock domain crossing design a FIFO FIFO design is one of the most common problems encountered by ASIC designers. This article focuses on howSample design FIFO-- This is a deceptively simple but complex task. The outset, we should note, FIFO is typically used transition clock domai...

verilog Verilog

pagerank Algorithm

2014-11-21 01:51    By:pretty      View:58      Download:1

pageRank is a link analysis algorithm and it assigns a numerical weighting to each element of a hyperlinked set of documents, such as theWorld Wide Web, with the purpose of "measuring" its relative importance within the set. The algorithm may be applied t...

Algorithm Java

DE2_115_TV Development Board routines, including SDRAM and asynchronous FIFO

44 minutes ago    By:zwallow      View:3092      Download:1

DE2_115_TV Development Board routines, including SDRAM and application of asynchronous FIFO: through coordinated control 2 in 2 out of a total of 4 FIFO operation SDRAM...

verilog Verilog

FIFO IP core calls and simulation

13 hours ago    By:xujieCodeForge      View:48      Download:0

FIFO IP calls in our project can shorten design cycles, eliminates the complex process of writing code, but also eliminates the complexity of the debugger and the complexity of the code. This little simple FIFO IP core called to make it clear for everyone to understand FIFO principle and method call...

verilog Verilog

Asynchronous FIFO

2014-11-19 00:26    By:piaoye      View:14      Download:0

This is an asynchronous FIFO module, there are five parts, comparators, filled with empty status flag read, and a RAM module, is the basis for the preparation of some large program modules. Thank you, hoping that we can need it...

verilog Verilog

C++ implementation of synchronous FIFO

2014-11-19 19:15    By:咫尺天涯911124      View:16      Download:1

Compare with hardware implementation, you can send and receive data in the routing algorithm. Simple modeling models, it is very helpful. Documentation: FIFO.H,FIFO. CPP,MAIN. CPP...

Other C++

Synchronous FIFO state machine implementation

2014-11-20 03:42    By:咫尺天涯911124      View:16      Download:0

Simple synchronous FIFO state machine description, including read/write counters, empty full flag control. Can achieve sequential read and write data, including the test file, the simulation results. filelist:FIFO.v,FIFO_test.v...

verilog Verilog

Verilog code FIFO

3 hours ago    By:sebastianleong      View:131      Download:0

FIFO is a First-In-First-Out memory queue with control logic that managesthe read and write operations, generates status flags, and provides optionalhandshake signals for interfacing with the user logic. It is often used tocontrol the flow of data between source and destination. FIFO can beclassifie...

verilog Verilog

USB slave FIFO firmware

2014-11-19 19:04    By:aha213      View:21      Download:0

this is a sourcecode of USB  slave FIFO firmware...

Assembly Language ASM

FIFO page replacement algorithm

2014-11-20 03:50    By:llq1994      View:22      Download:0

× FIFO page replacement algorithms For example: process P 有 5 pages processes from accessing the page order: 1 , 2 , 3 , 4 , 1 , 2 , 5 , 1 , 2 , 3 , 4 , 5 If assigned to the in-memory processes 3 pages are missing pages...

Windows C++

aynchronous FIFO project

2013-11-27 01:48    By:VENU      View:13      Download:1

First-In First-Out (FIFO) memory structures are widely used to buffer the transfer of data between processing blocks. High performance and high complexity digital systems increasingly are required to transfer data between modules of differing and even unrelated clock frequencies. The dual-clock...

verilog Verilog

FIFO_design

2014-11-20 06:02    By:tejas      View:60      Download:0

FIFO is an acronym for First In, First Out, which is an abstraction related to ways of organizing and manipulation of data relative to time and prioritization. This expression describes the principle of a queue processing technique or servicing conflicting demands by ordering process by first-come...

verilog Verilog

C network programming example (minissh, Webget, NFC, NetLink, net-FIFO)

4 hours ago    By:cool@crawler.com      View:138      Download:0

Some network programming examples: minissh, webget, nfc, netlink, etc......

TCP/IP C

FIFO seperate clock

2014-09-02 23:25    By:lucky      View:5      Download:0

It is a normal FIFO programing code.where both Read and Write Clock are different for writing process  reading process seperate pointers used and for controling both process 3 additional pointers are used 1 pointer for write pointer control other for read pointer control&nbs...

vhdl VHDL

Java Web projects page general implementation

2014-11-20 09:13    By:leiyun2008      View:29      Download:0

General implementation for Java Web projects page page from SSH Framework implementation, the code structure is clear, can be used as a public module, very good. Helpful to new J2EE...

Java Development Java

The implementation of the operating system scheduling algorithm, the page replacement algorithm implementation

2014-11-22 13:12    By:vivid      View:227      Download:1

1. Use a "first come, first served (FCFS)" algorithm and the "shortest job first (SJF)" algorithm simulates job scheduling.Requirements: Enter the job according to the order of arrival of each job requires running time, according to the scheduling algorithm outputs the average tu...

Algorithm C++
    Sponsored links

Hot Search Keywords