Search FIFO LRU MRU and page fault c, 300 result(s) found

Asynchronous clock domain crossing FIFO design

2015-10-23 04:53    By:whsun      View:61      Download:0

Asynchronous clock domain crossing design a FIFO FIFO design is one of the most common problems encountered by ASIC designers. This article focuses on howSample design FIFO-- This is a deceptively simple but complex task. The outset, we should note, FIFO is typically used transition clock domai...

verilog Verilog

pagerank Algorithm

2015-11-22 05:12    By:pretty      View:92      Download:1

pageRank is a link analysis algorithm and it assigns a numerical weighting to each element of a hyperlinked set of documents, such as theWorld Wide Web, with the purpose of "measuring" its relative importance within the set. The algorithm may be applied t...

Algorithm Java

DE2_115_TV Development Board routines, including SDRAM and asynchronous FIFO

2015-11-27 21:21    By:zwallow      View:3141      Download:1

DE2_115_TV Development Board routines, including SDRAM and application of asynchronous FIFO: through coordinated control 2 in 2 out of a total of 4 FIFO operation SDRAM...

verilog Verilog

FIFO IP core calls and simulation

2015-10-25 22:30    By:xujieCodeForge      View:67      Download:0

FIFO IP calls in our project can shorten design cycles, eliminates the complex process of writing code, but also eliminates the complexity of the debugger and the complexity of the code. This little simple FIFO IP core called to make it clear for everyone to understand FIFO principle and method call...

verilog Verilog

Asynchronous FIFO

2015-11-16 10:26    By:piaoye      View:26      Download:0

This is an asynchronous FIFO module, there are five parts, comparators, filled with empty status flag read, and a RAM module, is the basis for the preparation of some large program modules. Thank you, hoping that we can need it...

verilog Verilog

C++ implementation of synchronous FIFO

2015-01-08 13:48    By:咫尺天涯911124      View:18      Download:1

Compare with hardware implementation, you can send and receive data in the routing algorithm. Simple modeling models, it is very helpful. Documentation: FIFO.H,FIFO. CPP,MAIN. CPP...

Other C++

Synchronous FIFO state machine implementation

2015-04-14 03:00    By:咫尺天涯911124      View:24      Download:0

Simple synchronous FIFO state machine description, including read/write counters, empty full flag control. Can achieve sequential read and write data, including the test file, the simulation results. filelist:FIFO.v,FIFO_test.v...

verilog Verilog

Verilog code FIFO

2015-11-18 00:46    By:sebastianleong      View:240      Download:2

FIFO is a First-In-First-Out memory queue with control logic that managesthe read and write operations, generates status flags, and provides optionalhandshake signals for interfacing with the user logic. It is often used tocontrol the flow of data between source and destination. FIFO can beclassifie...

verilog Verilog

USB slave FIFO firmware

2015-09-21 04:46    By:aha213      View:30      Download:0

this is a sourcecode of USB  slave FIFO firmware...

Assembly Language ASM

FIFO page replacement algorithm

2015-08-17 05:11    By:llq1994      View:40      Download:0

× FIFO page replacement algorithms For example: process P 有 5 pages processes from accessing the page order: 1 , 2 , 3 , 4 , 1 , 2 , 5 , 1 , 2 , 3 , 4 , 5 If assigned to the in-memory processes 3 pages are missing pages...

Windows C++


Login CodeForge

Don't have an account? Register now
Need any help?
Mail to:

Sorry, you don't have enough CF coins! ^_^|||

Fast channel (Get CF coins immediately):
10 CF coins (points) for $20.00 USD
22 CF coins (points) for$40.00USD
55 CF coins (points) for$100.00USD
120 CF coins (points) for$200.00USD
Free channel :

Submit your source codes
You could get 1-10 CF coins



Where are you going?



This user hasn't enable blog!


Favorite by Ctrl+D