Sponsored links

Top Source Codes

FP-Growth java code

FP-Growth java code When compiled the software can be invoked in the normal manner using the Java interpreter: java APPLICATION_CLASS_FILE_NAME If you are planning to process a very large data set it is a good idea to grab some extra memory. For example: java -Xms600m...
  Java Development        Java     

weka Genetic Programming

To the right of the status box is the weka status icon. When no processes are running, the bird sits down and takes a nap. The number beside the × symbol gives the number of concurrent processes running. When the system is idle it is zero, but it increases as the number of processes increases. W...
  Java Development        Java     

EasyFPGA030 example code

This source code is the EasyFPGA030 example code. Welcome to download and try. Thank you all for your support!...
  verilog      Verilog     

Digital Alarm Clock FPGA

The aim this project is to implement the functionality of a digital alarm clock on a FPGA. As soon as the FPGA is switched on, the clock starts. The alarm can be set using the dip-switches provided on the FPGA board. This is indicated through the LEDs of the corresponding dip swi...
  verilog      Verilog     

FPGA VGA interface

VGA interface based on FPGA examples here, we must first consider vga_interface.v to support image resolutions, that is, 16x 16. So RAM Storage space required is 16Bits x 16Words. RAM, like FIFO, to access the RAM when they are needed Up to xx_En_Sig signals. Because the RAM contains 16Bits Write_...
  verilog      Verilog     

Design of UART based on FPGA

This is the more successful graduate students during the design of curriculum design. Prepared by Verilog to send, receive, has top-level modules! FPGA Development Board can be run....
  verilog      Verilog     

FP Growth tree

FP Growth is the one of the algorithm in frequent item set mining. It is used to find the frequent item set in a database. It will give the output in tree structure format. It is more efficient than apriori algorithm because there is no candidate generation. Strong association rule is generated as t...
  Algorithm        Java     

基于Apriori、FP-Growth及Eclat算法的频繁模式挖掘源程序

关联分析频繁模式挖掘Apriori、FP-Growth及Eclat算法的JAVA及C++实现。三种算法实现的完整源码工程、源文件、PPT、测试数据及输出示例 ,包括Apriori、FP-Growth及Eclat三种算法的频繁模式挖掘源程序...
  Algorithm        Java     

FPU Floating point unit verilog VHDL

FPU (Floating Point Unit) is very useful in the moden ASIC and SOC designs. This module has been verified by FPGA and EDA env. But if you want to use it in a real project, please verify it with some formal method. ...
  verilog      Verilog     

Hirose_FPc_hf23

Hirose_FPc_hf23 Hirose_FPc_hf23 Hirose_FPc_hf23 Hirose_FPc_hf23...
  Other      VHDL     

FPGA VGA control program

FPGA control VGA Verilog programs containing detailed notes, and has been verified on the CRT monitor through...
  Algorithm        C++     

FPGA source audio signal Analyzer

Audio signal through consists of the OPAMP and the resistance of the 50Ohm impedance matching circuit to meet the input impedance 50 Ohm system requirements, calculation of signal power. In order to ensure that this signal is undistorted sampled signals through the cut-off frequency for the 10Khz an...
  vhdl      VHDL     

"Original" display __ __verilog_ _FPGA control _1602 debugging notes

FPGA control principle and LCD1602 debugging notes source code This information came from Baidu bases (http://wenku.Baidu.com/) You now see the document is used to hold rice Baidu base generated by the Download Manager This document's original address from Thank you for your support Hold rice...
  verilog      Verilog     

DFPD algorithm: a low complexity Demosaicing algorithm with high PSNR

DFPD 是 Directional Filtering and a posteriori Decision Acronym for computational complexity is low, high frequency processing effects are better than some of the high complexity of algorithms....
  Algorithm        Matlab     

Ledbanner in verilog code using FPGA SPARTAN-3E

Ledbanner in verilog code using FPGA SPARTAN-3E is displaying 0-9 in 2 seven segment display.  It will go from left to rigth or vise versa. And will reset fuction when press reset botton....
  verilog      Verilog     

Using FPGA to realize the electronic clock

It is written in the Verilog language is a digital clock program, and run successfully on the FPGA Development Board. Compared to other languages veilog language is more concise, this program includes various modules, you can develop simulations on the Board....
  verilog      Verilog     

FP Growth for data mining algorithm

import java.util.*; public class FPtree { public static void main(String x[]) { Scanner sc=new Scanner(System.in); System.out.println("Ebter no of trans"); int no_t=sc.nextInt(); System.out.println("Enter no_itemset"); int no_i=sc.nextInt();...
  Windows        Java     

FP Growth algorithm in java implementation

it is implementation of the FP Growth for frequent data mining and useful for testing or comparing with other code ...
  Java Development        Java     

8-Decoder FPGA

8 bit decoder using verliog, leds on FPga, 8 bit decoder using verliog, leds on FPga, 8 bit decoder using verliog, leds on FPga, 8 bit decoder using verliog, leds on FPga, 8 bit decoder using verliog, leds on FPga, 8 bit decoder using verliog, leds on FPga, 8 bit decode...
  verilog      Verilog     

My First FPGA

This is a Simple project for using DE2I-150 board. The DE2i-150 is equipped with around 150K logic elements with ultimate flexibility in terms of reconfiguration of actual hardware circuity and intellectual property as well as on-board multimedia peripherals, extendibility option...
  Embeded      Verilog     

Hot Search Keywords


    Sponsored links
ds1307 mega8 Sign the Guestbook: SCSI?name=Guestbook?cmd=sig |  鑸岃薄 |  his系统 Powered by Easy Guestbook sensitif?c?cmd=sign?ne |  channel estimation for primary and secondary users?mop=AddEn |  qte key |  bmac wsn omnet |  HEVC HM1 |  RS485 MODBUS driver c Linux |  zkfpengx fingerprint Please login to be Post Comments! per |  AT2564 |  weighted pagerank |  the key to exercise 4 |  BSP pxa320 marvell?mop=AddEntry&name&op=modload?name=Guestbo |  p2p缃戠粶鎶€鏈笌c寮€鍙戞渚? |  楹诲皢娓告垙 |  MPEG7 descriptors |  lpc2129 pwm powered by Simple Machines relational?ct=clnk |  business object?cmd=sign?name=Guestbook Enter the ca?c |  xilinx vhdl pid controller?mop=AddEntry&op=modload&name=G hi |  leach |  AES 67 2013 Powered by Easy Guestbook error&prev= sear?nam |  opencv dvr |  simulate cpu scheduling by FCFS flow chart |  winio send key powered by TPK Guestbook Throw?ct=clnk |  ldpc decoder using sum product algorithm |  dwt decompression |  一种基于图像压缩的算术编码C 程序 |  dll GetAsyncKeyState powered by TPK Guestbook preorder?ct |  rgb2luv matlab code |  bbs |  ????? ??????? Powered by Advanced Guestbook?action=sign?cmd |  college website design codings in html |  channel estimation using MMSE MSE |  OpenGL ? Powered by Advanced Guestbook pr Po?cmd=sign?cmd |  key pressed |  SMPP C# |  CDirTreeCtrl |  6410 裸机 Powered by Easy Guestbook ddys&amp c RS=^ADAcl |  quiz system VB |  ecg dataset |  chroma key matlab?cmd=sign?cmd=sign |  LED?mop=AddEntry&name=G hit 19 href= hit 2 h hit&op=modload |  6410 裸机 Powered by Easy Guestbook ddys?amp c RS=^ADAcl |  <wbr >???agbook=addentry?cmd=sign |  berkeley algorithm for clock synchronization code |  admin guanli |  Extended Euclidean |  calculator using html to servlet communication in Netbeans |  mallet ?? Ultimate Guestbook Version expo?cmd=sign?cmd=si |  key generation using RSA in ns2 |  students attendance management system source code?cmd=sign |  fbx c |  glib delphi |  AS3 Bezier Powered by Burning Book responded |  registeration key find |  klatt synthesis matlab code |  channel estimation constant modulus algorithm |  pid CALC Skinned by: Web Design Directory Submit Article |  jusion?mop=AddEntry&op=modload&name=Guestbo hit 19 hit 287 |  stm32f4 sd card |  Matlab |  楹诲皢 as3 |  ADXL345 瑙掑害 |  软件产品开发 |  对数极坐标圆直方图 |  对等网络 |  ?mop=AddEntry&name=guestbook? hit hit 2536 hit 95&op=modload |  4021D shift register C Powered by Easy Guestbook AK &ct?m |  CPAL drivers stm32 |  18f4550 picbasic Designer: PHPLD Templates Submit Article |  footvll enter word verification in box below guestbook?cmd |  compare folder |  OCMJ8X15D Powered by Easy Guestbook ainsi?mop=AddEntry&op= |  flooding protocol NS2 Simulation |  actionscript codec amr Powered by Burning Book 3rd?ct=clnk |  CDlg::OnLButtonDown?mop=AddEntry&op=modload&name=guestbook h |  bcrhf?mop=AddEntry&op=modload&name=Gues hit 2 href= hit 3 h |  triangular irregular network?mop=AddEntry&name=gu&op=modload |  source code for An Encrypto stego Technique Based Secure Dat |  TMS320 EEPROM |  ?mop=AddEntry&name=guestbook hit 6896 href= s 0&op=modload |  平面曲线 偏移 |  freescale& ?cmd=sign Powered by PHPLD Submit Article?mop= |  VC中bmp 到 byte |  STM32F103 DAC Powered by Easy Guestbook error?cmd=sign RK= |  alarm clock using pic |  DCT image encryption matlab |  OBD 协议 |  USSD center intitle: Powered by UCenter Home once?cmd=sign R |  minigui dvr powered by TPK Guestbook ?mop=AddEntry&op=modl |  decode ev1527?cmd=sign |  free robotics matlabs code |  s? enter word verification in box below guestbook ctf= rd |  coding for reading data with prefix and suffix using c |  TS online |  ensemble tracking Powered by Burning Book States?mop=AddEn |  fanuc focas Powered by Easy Guestbook tax free?mop=AddEntr |  matlab coding for perturb and observe mppt algorithm |  6410 裸机 Powered by Easy Guestbook ddys& c?mop=AddEntry |  cohog in matlab |