Sponsored links

Top Source Codes

FP-Growth java code

FP-Growth java code When compiled the software can be invoked in the normal manner using the Java interpreter: java APPLICATION_CLASS_FILE_NAME If you are planning to process a very large data set it is a good idea to grab some extra memory. For example: java -Xms600m...
  Java Development        Java     

weka Genetic Programming

To the right of the status box is the weka status icon. When no processes are running, the bird sits down and takes a nap. The number beside the × symbol gives the number of concurrent processes running. When the system is idle it is zero, but it increases as the number of processes increases. W...
  Java Development        Java     

Matlab to weka converter source code

This code will convert a weka supported file into .mat file and also a matlab file into weka supported file. Using this code, you need not to write separate matlab code for a dataset. Just provide the dataset and you can get its .mat file.  ...
  Matlab        Matlab     

EasyFPGA030 example code

This source code is the EasyFPGA030 example code. Welcome to download and try. Thank you all for your support!...
  verilog      Verilog     

FPGA digital photo frame

FPGA digital photo frame, read to achieve SD card pictures show that good code style, has the detailed  annotation, very useful for beginners, Hope will be helpful, thank you!...
  Embeded      VHDL     

Digital Alarm Clock FPGA

The aim this project is to implement the functionality of a digital alarm clock on a FPGA. As soon as the FPGA is switched on, the clock starts. The alarm can be set using the dip-switches provided on the FPGA board. This is indicated through the LEDs of the corresponding dip swi...
  verilog      Verilog     

Ov5620 used in FPGA

Ov5620 used in FPGA, the program's function is to drive the camera OV5620 and data output through the VGA interface, external monitor See the webcam image....
  verilog      VHDL     

FPGA VGA interface

VGA interface based on FPGA examples here, we must first consider vga_interface.v to support image resolutions, that is, 16x 16. So RAM Storage space required is 16Bits x 16Words. RAM, like FIFO, to access the RAM when they are needed Up to xx_En_Sig signals. Because the RAM contains 16Bits Write_...
  verilog      Verilog     

Study on Turbo Code decoder and FPGA implementation.

Altera Quartus II software platform completed the decoding of Turbo codes based on Log-MAP algorithm for FPGA design and implementation. In Turbo yards of FPGA design and achieved part, main for has Turbo yards of compiled yards device in the all important module for has design and achieved, such as...
  vhdl      VHDL     

Design of UART based on FPGA

This is the more successful graduate students during the design of curriculum design. Prepared by Verilog to send, receive, has top-level modules! FPGA Development Board can be run....
  verilog      Verilog     

FP Growth tree

FP Growth is the one of the algorithm in frequent item set mining. It is used to find the frequent item set in a database. It will give the output in tree structure format. It is more efficient than apriori algorithm because there is no candidate generation. Strong association rule is generated as t...
  Algorithm        Java     

基于Apriori、FP-Growth及Eclat算法的频繁模式挖掘源程序

关联分析频繁模式挖掘Apriori、FP-Growth及Eclat算法的JAVA及C++实现。三种算法实现的完整源码工程、源文件、PPT、测试数据及输出示例 ,包括Apriori、FP-Growth及Eclat三种算法的频繁模式挖掘源程序...
  Algorithm        Java     

FPU Floating point unit verilog VHDL

FPU (Floating Point Unit) is very useful in the moden ASIC and SOC designs. This module has been verified by FPGA and EDA env. But if you want to use it in a real project, please verify it with some formal method. ...
  verilog      Verilog     

Hirose_FPc_hf23

Hirose_FPc_hf23 Hirose_FPc_hf23 Hirose_FPc_hf23 Hirose_FPc_hf23...
  Other      VHDL     

FPGA Receiver in HDL projects Implementation of USB

FPGA Receiver in HDL projects Implementation of USB   main idea is to develop a receiver application which works for all applications. This receiver is implemented using VHDL USB2.0. We will test this receiver by downloading it in to FPGA. In this project Universal Seria...
  Windows        Matlab     

FPGA VGA control program

FPGA control VGA Verilog programs containing detailed notes, and has been verified on the CRT monitor through...
  Algorithm        C++     

FPGA source audio signal Analyzer

Audio signal through consists of the OPAMP and the resistance of the 50Ohm impedance matching circuit to meet the input impedance 50 Ohm system requirements, calculation of signal power. In order to ensure that this signal is undistorted sampled signals through the cut-off frequency for the 10Khz an...
  vhdl      VHDL     

"Original" display __ __verilog_ _FPGA control _1602 debugging notes

FPGA control principle and LCD1602 debugging notes source code This information came from Baidu bases (http://wenku.Baidu.com/) You now see the document is used to hold rice Baidu base generated by the Download Manager This document's original address from Thank you for your support Hold rice...
  verilog      Verilog     

DFPD algorithm: a low complexity Demosaicing algorithm with high PSNR

DFPD 是 Directional Filtering and a posteriori Decision Acronym for computational complexity is low, high frequency processing effects are better than some of the high complexity of algorithms....
  Algorithm        Matlab     

Ledbanner in verilog code using FPGA SPARTAN-3E

Ledbanner in verilog code using FPGA SPARTAN-3E is displaying 0-9 in 2 seven segment display.  It will go from left to rigth or vise versa. And will reset fuction when press reset botton....
  verilog      Verilog     

Hot Search Keywords


    Sponsored links
hmc5883l bascom?cmd=sign |  婵$偛顑囬崑鐐哄焵? Powered by Advanced Guestbook&c |  CSharp cofi |  hx8347 |  tracepath?name=guestbook hi hit hit 72 href= s 0 tom and j |  carprog at91sam7s256|4 Powered by PHPLD Add Article mi R |  crc 8 sae J1850 Powered by: Maian Guestbook facilitating?c |  缃戝崱娣锋潅妯″紡 鎶撳彇鏁版嵁鍖 |  aes ccm?cmd=sign |  Speech Voice recognition for android |  tetrolet transform |  vb sharp |  source code games |  OFDM optisystem? hi&mop=AddEntry&name=Guestbook&op=modload |  STM32 SK Evaluation |  零日 |  crc 8 sae J1850 Powered by: Maian Guestbook facilitating&c |  data encryiption VHDL code |  matlab mini projects on communications? |  DecryStrHex |  asp 仿淘宝 |  工控组态 |  usb gl850 |  dm code |  axppacker tlbb|4 |  zeroboard zeroboard ? ei=v58PUZ& zb path=test&amp sa=U |  triangle tracking |  2315 TCS class=l onmousedown= return rwt this 648 |  LTE channel matlab |  ? powered by TPK Guestbook Balloon&ct=clnk&te |  ? Powered by Advanced Guestbook&cmd=sign&mop=A |  msp430 and lm35 inurl: edu guestbook decompose?mop=AddEntry |  mysql qt |  ecg filter vhdl |  noise cancellation based on lms algorithm |  idw rbf |  NAS stats usage ????&tbs=qdr:w&ct=clnk |  中缀表达式的求值 |  F28335 adc Powered by: Maian Guestbook slippe?name=G hit 3 |  OCMJ8X15D Powered by Easy Guestbook ainsi?name=h hit hi hi |  NAS stats usage ?????tbs=qdr:w&ct=clnk |  NAS stats usage ????&tbs=qdr:w&ct=clnk?cmd=sign |  atsha204 powered by TPK Guestbook disk?ct=clnk&name=hit 23 |  gpu 算法实现 |  mfc vtk dicom |  wrcoef EEG |  hadoop transcoding?mop=AddEntry&op=modload&name=hit 27 href |  指数移动平均值 |  m3g particle |  vb6 obd class=l onmousedown= return rwt this 569 |  deosit Ultimate Guestbook Version almost?name=G hit 4 hit |  DDS dsPIC?agreed=true&iscanyesno=yeswecan&mode |  C 足球联赛积分管理系统 Powered |  pid temperature 8051 code |  maximum volume rectangle contained in polytope |  成绩小于平均成绩的 |  s 6 guestbook asp inurl:asp?mop=AddEntry&amp |  snake gmae?mop=AddEntry&op=modload&name=Guestbook&file=index |  PRBS matlab?name=guestbook hit 1 href= s 0 2d soccer simu |  fingerprint neural network |  FIC8120SDK? hit 3&mop=AddEntry&name=Guestbo hit&op=modload |  DCT MSE |  ascii tcp ip |  按键检测c |  cpu 32 bit mips verilog |  scpi Ultimate Guestbook Version?cmd=sign |  svg 解析 Skinned by: Web Design Directory |  分子束外延?mop=AddEntry&op=modload&name=Gue hit h hi hi |  PPC8247 BSP |  892051 A3992 Powered by Burning Book tonge?name=Guestb hit |  netbeans 上传 |  interpolation by FABEMD powered by TPK Guestbook million?o |  pq3 ssd6?mop=AddEntry&name=Gue hit 1 href= hi hit&op=modload |  mergesort verilog source code |  C code for tiff image to YUV format conversion |  ?????????? Ultimate Guestbook Version?mop=AddEntry&op=modlo |  tcpsize |  The Marr Hildreth Edge Detector in matlab ? zb path=test?? |  picdem2 plus |  ssk matlab |  ? Powered by Advanced Guestbook=?action=add RK=0 RS=bksCSK |  IE ?act=regis&agreed=true&iscanyesno=yeswecan&mode=register |  ship foarm |  mega8 bascom Powered by Jcow mobile phone sales RK=0?mop |  U BOOT pdf |  QML QT |  phd thesis forimage encryption using chaotic map |  Soureccode for mYcin in prolog |  主线 |  1602 key |  dsrc matlab codes?cmd=sign |  anti sniff |  robo ant aCtivity 11 |  tservice |  gps single point position |  ?mop=AddEntry&name=hit 17 href= s 0 nrf2 hit 3 h&op=modload |  tray text |  JCOP Tools powered by TPK Guestbook disc&ct=clnk?cmd=sign |  RGB565 to RGB888 Powered by: Maian Guestbook pragmatic?mop |  UPD78F9222?cmd=sign |