Sponsored links

Top Source Codes

FPGA60 binary digital tube display VHDL CODE

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. CODE is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful CODEs to get started....
  vhdl      VHDL     

VHDL CODE for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

VHDL CODE for latch_ff_comb for d_comb ckt in VHDL

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

VHDL CODE for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA VHDL CODE

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2VHDL format conversion tool

A BLIF to VHDL converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source CODE (C++) included)....
  vhdl        C     

Realization virtual electric piano based on VHDL

This program design using VHDL language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

VHDL simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. CODE original containing syste...
  vhdl      VHDL     

VHDL CODE for counter

Here is the CODE for counter in VHDL. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

Wavelet transform and VHDL

Wavelet transform in JPEG2000 part of the VHDL source CODE. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Radix-8 Booth EnCODEd Modulo

VHDL CODE for Radix-8 Booth EnCODEd Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in VHDL

the Project aim is to design DCT and IDCT in VHDL. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on VHDL language

Waveform generator and sine waveforms generator based on VHDL language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to VHDL is also helpful to-This i...
  vhdl      VHDL     

VHDL CODE for multiplexer

VHDL program for multiplexer we can write 4:1 mux also like this its very simple CODE for beginers to understand...
  vhdl      VHDL     

verilog and VHDL files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CVHDLASDASDADASD

Content is too short. Attention please: CODEs without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

VHDL CODE for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file VHDL CODE

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Learn VHDL displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
Sum of Tribonacci Numbers?cmd=sign?name=Guestbook |  dsi dsi powered by advanced guestbook bump?mop=AddEntry&o |  matlab simulink gps simulator |  QRS detection from ECG signel |  128 dht11 |  CH341 C vb6?mop=AddEntry&op=modload&name=Guestb hit 21 href |  freescale& ?cmd=sign Powered by PHPLD Submit Article?m RK |  Jacobi iteration VISUAL BASIc |  中文 分词 Delphi |  ADAPTIVE STEGANOGRAPHY |  Routh Hurwitz Stability Criterion c |  EMD fortran |  LIVER SEGMENTATION USING ADAPTIVE THRESHOLDING USING MATLAB |  quadtree decomposition matlab code |  W25Q32 spi |  extended kalman filter simulink |  st7066u LCD vhdl |  opencv barcode |  320x240 tft proto board display |  MStar 6M48 Powered by Burning Book by?name=Guestb hit |  6410 裸机 Powered by Easy Guestbook ddys |  netmonitor for e63 powered by Simple Machines alienware?mo |  hand detection using HOG survey matlab& sa=U& ei=XbqxT |  frequency C6416 |  mammogram feature extraction using texture feartures |  A Bayesian Approach to Digital Matting |  matlab pso fuzzy |  89c52 emulator |  11l60xe gsm |  skin tone base steganography matlab code |  pmrc project |  matlab code for Handover failure probability in 3G |  PIC miccontroller |  STM32F10 keil |  atmega16 via rs485 codevision |  vhdl code for 8b 10b encoding |  hu moments opencv |  ttf font dialog |  AT88SC0204 reset |  SAUVOLA BINARIZATION |  polyline offset |  ldpc nonbinary decoding fft |  MStar 6M48 Powered by Burning Book by |  mega adc多通道 |  mp3? VC |  duhamel integral |  Ultimate Grid |  fuzzy rule based |  ad7790 example |  sip delphi |  harris corner detection matlab |  lpc21 orcad footprint |  conjugate gradient optimization |  space resection matlab |  android remote desktop |  OBB Collision |  stepper motor atmel |  trilinear interpolation |  Matlab prisoners dilemma |  double CA powered by TPK Guestbook redouble&ct=clnk p RK= |  JFDTD?mop=AddEntry&name=gues hit 3 href= s 0 in&op=modload |  tinyos localization enter word verification in box below |  c绋嬪簭鎶撳彇缃戦〉& sa=U& ei=A8hWUYK4K8bDPNb |  C 局域网聊天设计 |  32apsk 16apsk demod |  Eigen feature |  altera touchscreen de2 70 |  VNCSERVER 4 |  shapley value |  stm32f103 usb host ZeroBoardSiantar |  Tabu search in scheduling |  scrolling text in a seven segment display |  registration system in c using linked list |  2d lda matlab |  C 实现浏览场景 |  transformasi wavelet pada matlab |  lexical unit cpp |  mxc300 enter word verification in box below guestbook |  circular convolution using vhdl |  prime minimum spanning tree code |  pcb LEd matrix 16x128 89s52 |  msw853 powered by advanced guestbook lane&prev= search?q= |  Matlab uflp Designer: Free PHPLD Templates Submit Article |  C 娌夋€濆綍涓嫳鏂囧鐓 |  opengl drawing human face vb6 |  matlab image polygonal approximation |  sample rfid coding for read the data in atmega32 |  least significant bit matlab source code in image watermark |  iso7816 2 |  Doodle Jump |  spi lpc1769 |  spectral envelope cepstral voice |  LPC17XX UDP |  approximate entropy calculation |  ecg pqrst |  face recognition using visual studio |  stopwatch of digital logic |  hough transform in circle detection c |  image rotation VERILOG |  speech recognition netbeans |