Sponsored links

Top Source Codes

FPGA60 binary digital tube display VHDL CODE

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. CODE is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful CODEs to get started....
  vhdl      VHDL     

VHDL CODE for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

VHDL CODE for latch_ff_comb for d_comb ckt in VHDL

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

VHDL CODE for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA VHDL CODE

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2VHDL format conversion tool

A BLIF to VHDL converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source CODE (C++) included)....
  vhdl        C     

Realization virtual electric piano based on VHDL

This program design using VHDL language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

VHDL simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. CODE original containing syste...
  vhdl      VHDL     

VHDL CODE for counter

Here is the CODE for counter in VHDL. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

Wavelet transform and VHDL

Wavelet transform in JPEG2000 part of the VHDL source CODE. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Radix-8 Booth EnCODEd Modulo

VHDL CODE for Radix-8 Booth EnCODEd Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in VHDL

the Project aim is to design DCT and IDCT in VHDL. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on VHDL language

Waveform generator and sine waveforms generator based on VHDL language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to VHDL is also helpful to-This i...
  vhdl      VHDL     

VHDL CODE for multiplexer

VHDL program for multiplexer we can write 4:1 mux also like this its very simple CODE for beginers to understand...
  vhdl      VHDL     

verilog and VHDL files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CVHDLASDASDADASD

Content is too short. Attention please: CODEs without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

VHDL CODE for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file VHDL CODE

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Learn VHDL displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
DICOM SDK Powered by: Maian Guestbook carpeting&ct=clnk?cm |  VBA rs232 xls Designer: Free PHPLD Templates Add Article p?m |  picobot maze Powered by Easy Guestbook escapes?ct=cln&pre |  BcmFWmod?name=Guestbook?mop=AddEntry&op=modload&name=G hi hi |  Carierr Frequency Ofset estemation in OFDM |  stm32f103 精确延时 |  Creat icon |  l298 arduino?mop=AddEntry&op=modload&name=Guestboo hit 6 hr  |  90?|? PHP Link Directory Submit Article o& q=90?|? P&pr |  CB409 80001?name=Guestbook |  REPAIR A DAMAGED MP4 FILM ctf= rdr T?mop=AddEntry&op=modlo |  pitch smoother Powered by PHP Melody いない?cm |  MATLABMUSIC |  JTIDS 扩频 |  matlab code for dct and IDCT zb path SERVER= DOCUMENT |  Smooth Zoom Pan jQuery Image Viewer |  IEC62056 61 OBIS |  SPIHT MATLAB CODE |  8051 projects on fingerprint reader based attendance system |  ELM327 FIRMWARE PIC18F248 |  software personnel management system in ooad mini project |  face recognition using DT CWT matlab code?cmd=sign |  Opencl in Action: How to Accelerate Graphics and Computation |  pca 怎么画出特征脸 |  ??????VGA??? Ultimate Guestbook Version |  DVB SSU |  uart simulink |  ?o???1??&prev= search?q= Powered by Easy Guestbook &start=30 |  6410 裸机 Powered by Easy Guestbook ddys&c |  ?#2 ctf= rd&#27603 Powered By: Article Friendly Ultimate |  st32f4 discovery Powered by Advanced Guestbook toxic&ct=cl |  nxp trimedia平台 |  gameupdater |  device object viewer Member Login to Submit Article Unix&ct= |  HarwDisk powered by Fireboard cabbage patch RS=^ADAhDuYUf5tf |  DICOM SDK Powered by: Maian Guestbook carpeting&ct=clnk |  labview usbraw |  hex editor objective c |  GPIO verilog代码 |  hht emd |  ? Powered by Advanced Guestbook?et rp=1 inurl: guestbook c |  正交处理 |  l298 arduino |  gprs TCP I |  spherec |  Matlab |  Utility 3d enter word verification in box below guestbook% |  vb6 json Designer: Free PHPLD Templates Submit Article m |  strip drive Powered by Easy Guestbook strip?ct=clnk |  SCM?mop=AddEntry&op=modload&name=Guestboo hit 6 hr hit 9 hit |  ??? enter word verification in box below guestbook RK=0 RS |  6410 裸机 Powered by Easy Guestbook ddys&c?cmd=sign?cmd= |  海明窗函数 |  CORS& |  变量哭 |  3846 |  calculator vhdl |  eye diagram |  nanoPAN 5375 Powered by: php Link Directory Add Article |  eclipse ssh? “powered by Simple Machines” eclipse &ct |  DouglasPeucker 曲线简化 |  mfc circle powered by advanced guestbook dialogue |  equal combining matlab |  debugview |  rs 5000 |  求路径 |  VC 2008 opengl 視窗話 |  SCM |  CSharp?mop=AddEntry&op=modload&name=Guestboo hit 6 hr hit 9  |  penjualan toko buku menggunakan barcode?cmd=sign?mop=AddEntr |  game in telecommun谋cat谋on? name=hi?&mop=AddEntry?name=?m |  VC进度条 |  matlab code for genetics algo to find cluster heads in WSN |  pemberian kredit |  minimum vertex cover |  MSP430 DMA |  image inpainting with c#?mop=AddEntry&name=G hit&op=modload |  ds3231 bascom Designer: Free PHPLD Templates Add Article |  TASM fibonacci Add Article PHP Link Directory puppetry?c |  SCM?cmd=sign |  积分 VHdl |  MT56xx preloader?name=hit 10 href= s 0 Business hit 979 hre |  HART?? powered by TPK Guestbook transmitti?cmd=sign?cm?cmd |  ????hfss?file&mop=AddEntry&name=Guestbook&op=modload |  divide count fractal dimension |  paper keyboard using opencv RK=0 RS= Q35x7ZinEsGRdkoeQJqkNGS |  paypal money adder?fi&mop=AddEntry&name=Guestbook&op=modload |  code for ricean fading channel |  VC 鎶ュ憡 |  peekmessageA?mop=AddEntry&name=guest hit hit 36&op=modload |  pdf转bmp |  CSharp |  Picture Viewer?mop=AddEntry&op=modload&name=Guestboo hit 6 h |  java program for super market |  ? Powered By: Article Friendly Ultimate Powered By: Ar RK= |  mfc circle powered by advanced guestbook dialogue?ct=c?mod |  color image segmentation matlab code |  rejection sampling McMc method |  DLPrinter Powered by: php Link Directory Add Article PHP&p |  CSharp?cmd=sign |