Sponsored links

Top Source Codes

FPGA60 binary digital tube display VHDL CODE

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. CODE is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful CODEs to get started....
  vhdl      VHDL     

VHDL CODE for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

VHDL CODE for latch_ff_comb for d_comb ckt in VHDL

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

VHDL CODE for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA VHDL CODE

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2VHDL format conversion tool

A BLIF to VHDL converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source CODE (C++) included)....
  vhdl        C     

Realization virtual electric piano based on VHDL

This program design using VHDL language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

VHDL simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. CODE original containing syste...
  vhdl      VHDL     

VHDL CODE for counter

Here is the CODE for counter in VHDL. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

Wavelet transform and VHDL

Wavelet transform in JPEG2000 part of the VHDL source CODE. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Radix-8 Booth EnCODEd Modulo

VHDL CODE for Radix-8 Booth EnCODEd Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in VHDL

the Project aim is to design DCT and IDCT in VHDL. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on VHDL language

Waveform generator and sine waveforms generator based on VHDL language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to VHDL is also helpful to-This i...
  vhdl      VHDL     

VHDL CODE for multiplexer

VHDL program for multiplexer we can write 4:1 mux also like this its very simple CODE for beginers to understand...
  vhdl      VHDL     

ADC VHDL CODE

Using VHDI Dispaly character. shows a simulation of a properly working implementation of LCD controller hardware. This simulation demonstrates the way the disparate state machines work together. As the initialization sequence finishes, the command states of the main state machine begin....
  vhdl      VHDL     

verilog and VHDL files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CVHDLASDASDADASD

Content is too short. Attention please: CODEs without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

VHDL CODE for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file VHDL CODE

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
c8051 LED 闂傤亞鍎? |  Distiller delphi XE5 |  Kalman 盲 |  bilangan pecahan in vhdl?mop=AddEntry&op=modload&name=h hit |  bil |  bilangan pecahan in vhdl?name=Guest hit 9 hit 5 href= s 0 |  junit? ? |  单文档 调用非模式对话框 |  单文档 对话框 |  单文档 视图的大小 |  ??%2?mop=addentry&op=modload&n |  ??%2?name=Guestb?name=Guestbook?cmd=sign?mop=AddEntr?m |  ??%2?mop=AddEntry&op=modload&name=h?mop=AddEntry&op= |  ??%2?mop=AddEntry?op=modload&name=h |  单文档 大小 |  单文档 背景 |  ??%2?mop=AddEntry&op?cmd=sign |  Atheros AR6003 Powered by Burning Book discrete?mop=AddEnt |  pic asm remote decoder |  verilog code for image compression?mop=AddEntry&op=modload&n |  quiz system VB?mop=AddEntry&name=Guest hi hit 3 h&op=modload |  opencv license plate localization >opencv license plate lo |  detection faults power electric |  verilog code for image encryption in image processing cpu |  1D FDTD matlab |  CT image lung cancer detection matlab |  pic assembler bldc motor |  S3CC921 ? S3CC912 chip programmer zeroboard zeroboard sk |  read usb serial number |  EOAC |  bike shop project in jsp?mode=register&agreed=true&iscanyesn |  bike tubo c 591108 |  bike tubo c 591108tml?REGNO=591108 |  ??%2?mop=AddEntry&op=modload&name=Guestb?mop=AddEntry&op |  ??%2?mop=AddEntry&op=modload&name=Gu?mop=AddEntry& |  雙輪 差速 |  UA741音响& sa=U& ei=7rMfUdK8L46whAea0YGYDg& ved=0 |  putage probability for HAPs |  putRcvChar |  put image |  putcar?mop=AddEntry&op=modload&name=Guestb hit hit 2 href= |  putar |  ??%2?mop=AddEntry&op=modload&name=?mop=AddEntr?mop |  fortran fft class=l onmousedown= return rwt this |  aes encryption and decryption in vhdl |  combination LMS |  ??%2?mop=AddEntry&op=modload&name=G hi?cmd=s |  zigbee dmx Designed by One Way Links Add Article bind& |  none |  地震勘探软件 |  地震勘探FORTRON |  地震复数道分析 |  radon c语言版?mop=AddEntry&name=Gues hi hit 3 &op=modload |  ???????? Ultimate Guestbook Version?mode=register&agreed=t |  地震数据处理 matlab&sa=U&ei=kJ9SUvfKF ujigfvyYHICA&ved |  propeller clock 8051 hex Ultimate |  PSAM read write Login required to edit ?tbs=q?mode=register& |  mcbsp 28335?mop=AddEntry&op=modload&name=Guestbook hit hit |  quiz system VB?cmd=sign?cmd=sign |  quiz system VB?mop=AddEntry&op=modload&name=hit 1 href= s hi |  apit ns2 |  quiz system VB?mop=AddEntry&op=modload&name=hi hit 17 href= |  quiz system |  Objective System’s ASN1C |  idocscript?mop=AddEntry&name=Gue h hit hit 75 hit&op=modload |  winax |  DDR2SDRAM address generation |  bike racing game?name=Gue hit 4 href= h hit 14 href= s 0 m |  hypertalk |  U6100 sleep控制&did=ca454caa93201158 c37887353fb841d7 dabf |  UA123456 |  DM9000 Fiber?mop=AddEntry&name=Gu hit hit 34148 &op=modload |  U3990 spwm&sa=U&ei=gDa1UZhvpYCJB LcgaAO&ved=0CCkQFjAEOB4&usg |  convolutional viterbi simulation AWGN |  pushsource desktop filter |  pushing box |  put command |  pushmouse |  pusle |  combin |  bairstow s method |  地理訊息?mop=AddEntry&op=modload&name=Gu hit hit 23 hre |  fft pruning?mop=AddEntry&op=modload&name=hit hit 2 h hit 1 |  combat Arms d3d menu |  地税发票系统?mop=AddEntry&op=modload&name=Guestbook&fi |  地籍 |  地貌晕渲 |  地理訊息 |  vhdl |  combat modeling |  combfilter design in matlab |  ع Powered By: Article Friendly Ultimate ع?mop=AddEntry |  ive harmonics elimination |  16 bit adder verolgo code |  18153 MGB OpenSource Guestbook outsource?name=Gues hit 15 |  quiz maker flash powered by TPK Guestbook deputy?mop=AddEn |  quiz maker flash powered by TPK Guestbook deputy&ct=clnk?c |  fractal drawing in c |  kernel pca for speech enhancement matlab |  U227 |