Sponsored links

Top Source Codes

Blif2VHDL format conversion tool

A BLIF to VHDL converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Discrete Cosine Transform(DCT/IDCT) in VHDL

the Project aim is to design DCT and IDCT in VHDL. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

3-wrie serial epROM controller

The code uses an FSM to interface a 3-wire serial eepROM with the fpga. It is an interface defined by MicroChip. The code stores the offset error fROM the ADC in the serial EPROM....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on VHDL language

Waveform generator and sine waveforms generator based on VHDL language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to VHDL is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on VHDL

This program design using VHDL language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and VHDL

Wavelet transform in JPEG2000 part of the VHDL source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

verilog and VHDL files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

VHDL code for latch_ff_comb for d_comb ckt in VHDL

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

VHDL simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display VHDL code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn VHDL displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

VHDL4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

VHDL code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CVHDLASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing VHDL

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

VHDL realization 8051 (full version)

VHDL realization 8051 (full version)...
  Algorithm      VHDL     

VHDL separator

VHDL PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at ROM 64 x 48...
  Windows      VHDL     

STM32F4 EEPROM CODE

 for read and write eepROM(flash bank ) in stm 32 f 407 tested for f407ig  At this stage the microcontroller clock setting is already configured,        this is done through SystemInit() function which is called fROM startup     ...
  Arm        C++     

PIC18_EEPROM PIC single chip EEPROM write procedure

PIC monolithic integrated circuit EEPROM read/write program IIC hardware interface programs, read and write data...
  Other        C     

Hot Search Keywords


    Sponsored links
modbus protocol delphi?cmd=sign |  rtmp ?? |  task management |  FTOPSIS?cmd=sign?mop=AddEntry&op=modload&name=Guestbook&file |  id3 pruning Powered by: Maian Guestbook thesis?name=hit 9 |  test bench for traffic light controller in verilog |  matlab image encryption?mop=AddEntry?name=Gu hit&op=modload? |  id3 pruning Powered by: Maian Guestbook thesis |  measure of image sharpness using eigenvalues |  C# ECG Template By Free PHPLD Templates Submit Article?p |  Propeller Clock ATmega32?mop=AddEntry&op=modload&name=Guestb |  StaircasePrinter& sa=U& ei=WrqxT PdBMHFswa3sL3CDA& |  b2b 源码 |  Csharp ERP sourcecode |  MPOE Ultimate Guestbook Version?action=sign and 1=1 |  bcb virtual keyboard |  ring counter in verilog codes |  DocumenteacpowerP0 E V X |  as3 鑰佽檸鏈 |  WINio ?mop=AddEntry&name=Guestbo hit 10 hit 26 h&op=modload |  qq123www 女同精華�?9?mop=AddEntry&op=modload&name=gues |  直流电机转速的检测和开环控制 |  瀹氭椂闂归挓鐢佃矾 |  ?????€???? Powered by Advanced Guestbook?name=Guestbook RK |  9 Powered By: Article Friendly Ultimate 9?name=G hit 10 hr v |  RDA1846S Skinned by: Web Design Directory Submit Article? |  linux? zeroboard zero zboard board& num= ?path=te&amp sa= |  labview usbraw |  VC DirectShow对视频进行图片处理?cmd=sign |  hough?mop=AddEntry&op=modload&name=Guestbo hi hit 1 hit 14 |  EM算法的R语言源程序 |  J2ME蓝牙串口连接PC |  I qilv Designed by: PHPLD Your Site Add Article tour&tbs |  bu94603 Template By Free PHPLD Templates Add Article pol |  source code for linear convolution |  thermal printer bmp |  zlib compress |  msp430 lm35?cmd=sign |  C code to build parse tree |  veidio convertor?mode=register&agreed=true&iscanyesno=yeswec |  glut heightmap |  keil lcs |  verilog code for removal of salt and pepper noise using fpga |  L QT |  verilog code for electronic lock system |  vls TS流 |  收租車 VERILOG |  RSA SHA1 signature c?mop=AddEntry&op=modload&name=Guestbo hi |  particle swarm optimization matlab source code |  kjin vc |  反弹端口木马 C# |  ns2 packet transfer |  3 arm ac voltage regulator |  QoE IPTV |  security algorithm in wired and wireless networks |  学生考勤系统?mop=AddEntry&name=Guestbook hi&op=modload |  hyperspectral unmixing Ultimate Guestbook Version discrim |  红外分析 |  双链表 内存分配 |  vc 单文档 美化 |  strnchr |  s 0 qt im powered by TPK Guestbook Data& ct=clnk jcow?nam |  全国最详细基于vb汉字字模提取教程 |  virtex 5 ddr2 sdram Member Login to Submit Article Britain?c |  least square support vector regression in matlab |  at45db fatfs clickenc= |  坐标轴 图形 绘图 |  数据结构 宿舍管理系统 |  document on library inrul:document srl= ~account |  Evtx Parser Powered by Easy Guestbook thefts?cmd=sign |  LPC2103 lm35 |  matlab resource sharing policies |  K means algorithm for clustering iris dataset |  symbian email |  TAS3308 enter word verification in box below guestbook |  poincare map |  无线传感器网络DV Distance算法 |  design the codes of locations of powerstations using matlab |  lomo effect |  Applet radix sort?cmd=sign |  college student attence management |  zigbee cc2430 sht11 |  蹭网?mop=AddEntry&op=modload&name=Gu hit h hit hit 1 href |  int Search Binint |  MFC GPIB |  keil 4 spi |  ?mop=AddEntry&name=G hit 9 href= s 0 arcgis ser&op=modload |  snow slide Powered by Easy Guestbook ainsi?cmd=sign?cmd=si |  led code |  vernam cipher in c |  pitch smoother Powered by PHP Melody いない |  lpc2138 4 * 4 keypad?mop=AddEntry&name=Guestbook&op=modload |  metric MDS Powered by: php Link Directory Add Article?mop |  IO channel |  vhdl pipeline aes?mop=AddEntry&op=modload&name=Gues hit 7 hr |  porting RTlinux on lpc2148 powered by TPK Guestbook citing |  isector |  SD Create |  ?name=guestbook h h hit 1 h hit 1 href= s 0 photosuru?mop= |  adc PIC 18f4550 |