Sponsored links

Top Source Codes

Rs232 using VHDL

Disign RS232 controller using VHDL on Altera DE2. This is a serial module which is useful for embed systems....
  vhdl      VHDL     

Blif2VHDL format conversion tool

A BLIF to VHDL converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Discrete Cosine Transform(DCT/IDCT) in VHDL

the Project aim is to design DCT and IDCT in VHDL. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

3-wrie serial epROM controller

The code uses an FSM to interface a 3-wire serial eepROM with the fpga. It is an interface defined by MicroChip. The code stores the offset error fROM the ADC in the serial EPROM....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on VHDL language

Waveform generator and sine waveforms generator based on VHDL language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to VHDL is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on VHDL

This program design using VHDL language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and VHDL

Wavelet transform in JPEG2000 part of the VHDL source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

verilog and VHDL files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

VHDL code for latch_ff_comb for d_comb ckt in VHDL

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

VHDL simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display VHDL code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn VHDL displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

VHDL4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

VHDL code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CVHDLASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing VHDL

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

VHDL realization 8051 (full version)

VHDL realization 8051 (full version)...
  Algorithm      VHDL     

VHDL separator

VHDL PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at ROM 64 x 48...
  Windows      VHDL     

STM32F4 EEPROM CODE

 for read and write eepROM(flash bank ) in stm 32 f 407 tested for f407ig  At this stage the microcontroller clock setting is already configured,        this is done through SystemInit() function which is called fROM startup     ...
  Arm        C++     

Hot Search Keywords


    Sponsored links
penalty matlab code |  opencv svm 分类 识别?mop=AddEntry&op=modload&name=G hit? |  lpc 1768 pwm?name=Guestbook?cmd=sign?mop=AddEntry&op=modload |  lane detection using hough transform in openCv |  JustinIO Powered by: php Link Directory Add Article لع&c |  SSD1306源程序 enter word verification |  quartus matlab |  nike2d?mop=AddEntry&name=Gue hit 57 href= s hit 1&op=modload |  mfcc svm Powered by Easy Guestbook burgers?cmd=sign |  图形的裁剪 |  Encryption algorithm vhdl |  msp430f2274 lcd using c |  code sourcery |  accented |  midi pitch |  water marking in vlsi using?mop=AddEntry&name=Gue&op=modload |  Opencv matching 2 images |  CAAP2008X |  FPGA Image Processing |  basicpsopid |  lpc1788 rtc?name=Gue hit 17 href= s 0 optical interference |  altera up sd card avalon interface |  elgamal algorithm source code |  ActivityDiaryEditor |  seislab Ultimate Guestbook Version?name=Guestb hit 3 hit 9 |  online exam in jsp netbeans |  ActivityDiaryEditor?cmd=sign |  SPEAKER CLUSTERING USING MATLAB |  ReBEL Matlab package?mop=AddEntry&op=modload&name=guestbook |  zolertia&prev= search?q=Powered Powered by: php Lin&prev= s |  median of medians account index 1?mop=AddEntry&op=modload&na |  inductance stm32 |  web billing system using netbeans inurl: edu guestbook decom |  vc richedit颜色配置项 |  image segmentation using clustering code |  排程 |  pascal games |  vc s7200通讯 |  Diffie Hellman Delphi Submit Article PHP Link Directory&p |  RSA montgomery c |  Practical neural network C |  cellular automata based codec in verilog |  CTT |  c 标准与实现 |  4 bit ARRAY multiplier code |  fuzzy logic code for Heart rate variability matlab?cmd=sign |  fm demodulation c |  Image2Lcd |  sim900 gsm module and data mode?cmd=sign |  Local Outlier Factor MGB OpenSource Guestbook checklist&ct |  鍗曞悜閾捐〃鍊掔疆tms320f28335dsp原理及开发编 |  sasptoolbox Ultimate Guestbook Version?cmd=sign |  16f84 4094?cmd=sign?mop=AddEntry&name=Guestb hit&op=modload |  vc richedit |  vc rgb 显示 |  vc rtx Using Article Directory plugin movable?mop=AddEntry |  lerch grossman Submit Article PHP Link Directory lurch |  wlisten utility ctf= rdr T member signup |  MSP430控制ht1621 |  open dhcp server MGB OpenSource Guestbook page?name=hit 10 |  mfc excel 图片 Result: chosen nickname Dudleyarom |  c8051f320 uart |  DLPrinter&prev= search?q= Rate |  Algorithm Powered by: Maian Guestbook threshold1?cmd=sign |  mirror driver ?mop=AddEntry&name=Guestb hit hit&op=modload |  pcm 16bit to 8 bit |  GVF Snake C PHP Link Directory Submit Article politely&a |  hybrid classification |  scanner for dtrv vb |  Altera DE2 board servo motor Verilog?mop=AddEntry&op=modload |  lib ecc PHP Link Directory Submit Article ?name=hit 6 hit |  名片管理 |  名片管理?mop=AddEntry&name=Gues hit hit 2767&op=modload |  简易数字热敏电阻或热电偶数字温度计 |  MBOFDM matlab |  tcp2com |  graph coloring sudoku algorithm |  EMRPAD Designed by: PHPLD Your Site Submit Article fix?c |  ?? PHP Link Directory Submit Article ??&amp RK=0 RS=82YPY |  mynotepad |  8051 rc5 32 relay control asm code&amp sa=U&amp ei=E |  Ефект |  bk1085?name=G hit hit 14 h h hit 17 hit 29 href= s 0 VSC74 |  MRC SC EGC diversity |  VERILOG dice |  levi flight |  key frame extraction from video |  命令解释器 |  XE164 96F&prev= search?q=Powered |  fire and smoke detection |  二进制对称信道 matlab |  spartan 3 pwm |  shopping system simulation |  STM32 ADC DMA example |  leach ns2 code |  network packet sniffer project report?cmd=sign |  tcl script laguage in ns2 for priority scheduling |  protius project of ds1307 clock with asm code |  LteGridDims |  xleff |