Sponsored links

Top Source Codes

Blif2VHDL format conversion tool

A BLIF to VHDL converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Discrete Cosine Transform(DCT/IDCT) in VHDL

the Project aim is to design DCT and IDCT in VHDL. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

3-wrie serial epROM controller

The code uses an FSM to interface a 3-wire serial eepROM with the fpga. It is an interface defined by MicroChip. The code stores the offset error fROM the ADC in the serial EPROM....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on VHDL language

Waveform generator and sine waveforms generator based on VHDL language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to VHDL is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on VHDL

This program design using VHDL language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and VHDL

Wavelet transform in JPEG2000 part of the VHDL source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

verilog and VHDL files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

VHDL code for latch_ff_comb for d_comb ckt in VHDL

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

VHDL simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display VHDL code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn VHDL displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

VHDL4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

VHDL code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CVHDLASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing VHDL

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

VHDL realization 8051 (full version)

VHDL realization 8051 (full version)...
  Algorithm      VHDL     

VHDL separator

VHDL PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at ROM 64 x 48...
  Windows      VHDL     

STM32F4 EEPROM CODE

 for read and write eepROM(flash bank ) in stm 32 f 407 tested for f407ig  At this stage the microcontroller clock setting is already configured,        this is done through SystemInit() function which is called fROM startup     ...
  Arm        C++     

PIC18_EEPROM PIC single chip EEPROM write procedure

PIC monolithic integrated circuit EEPROM read/write program IIC hardware interface programs, read and write data...
  Other        C     

Hot Search Keywords


    Sponsored links
add url s 0 Internet Socket Network c?name=Gu hit 53 href= |  s 0 ???? PHP Link Directory Submit Article ??% RS=^ADAmERE |  傅里叶描述子?1367804720 |  linux图形界面开发实例 |  平板电视 |  Edmonds Karp algorithm |  Signature compare Power ed by Advanced Guestbook command%2 |  NEC? Skinned by: Web Design Directory Add Article&p |  w5100 wiznet powered by advanced guestbook treaty?mop=AddE |  12c5a 单片��?pwm |  ebook for C# |  n dimensional rotation vector matlab |  HMM toolbox in matlab speech recognition |  interfacing nRF24L01 with atmega16 |  balloon shooting game openGL |  speech recognition with matlab |  JustinIO Powered by PHPLD Add Article ???&ct=clnk?mop=A |  liquid state machine powered by Simple Machines |  Raptor encoding |  Keyboard controlled stopwatch |  ns2 dos attacks simulation in manet |  hit 9559 |  AES 67 2013 Powered by Easy Guestbook error&ct=clnk c |  Stream parser MPEG powered by TPK Guestbook Apple?ct=clnk& |  采用Ajax技术编写一个 |  vb中怎么确定图片框中一点的坐标 |  手写汉字识别技术 |  改进程名 |  W5300 C编程 |  老鼠迷宫 |  51單片機C |  DDR2 modelsim仿真 |  单片机模拟时�� |  young interference&sa=U&ei=BtpbUbHuJIKKjAL 0YGQCw&ved=0CEsQF |  pam鑱氱被 |  时差法 |  LED通信协议 |  rudin osher |  面向对象遥感影像分类 |  VF图书馆管理系统 |  指针仪表 |  图像边缘匹配 |  局域网扫描出相应地端口和共享文件夹 |  HoG trilinear interpolation |  opengl projects for fish in aquarium |  蠓虫分类问题 |  brent kung adder |  应用材料 |  openmp factorization |  图像处理中值滤波 |  7z dll |  horspool algorithm code by c |  atlas based segmentation |  Camshift Tracking |  som image segmentation and clustering |  propeller clock using pic |  tophat transform for retinal image segmentation |  直扩通信多普勒频率补偿算法 |  sm2 openssl&prev= search?q= powered |  IP00C732 Powered by Burning Book tab?ct=clnk |  lcp17xx ucos&prev= search?q= enter |  stm32f4 fat32?name=Guestbook |  鐧诲綍绉垎 |  ?1724 inurl: edu guestbook decompose&hl |  三维坐标曲率计算 |  PT2262 PCB |  ltc6803 4 firmware |  GNU as |  用bin文件存储图像 |  gps VHDL |  proper orthogonal decomposition |  环型缓冲区 |  image segmentation using sobel edge detection delphi |  幼儿园管理系统 |  DC to DC buck boost converter matlab |  Push to talk android |  FUTo rootkit Enter the captcha below generalization&tbs=qdr: |  devicenet Designed by: PHPLD Your Site Submit Article?c |  ??? Using Article Directory plugin |  matlab画图,在vc中显示 |  操作系统第 孙忠秀 |  PL0语言编译 |  delphi imei check?name=Guestbook?mop=AddEntry&op=modload&nam |  随机移动 |  这是一个基于隐马尔科夫模型的去噪程序,具 |  I2C总线驱动中间件 |  敏感度 |  详细设计说明书模板 |  变尺度法求无约束最优化问题 |  图的表示 |  24c08 ?? |  CallHotKey |  播放器VC源码 |  invoiceNumber |  NEH heuristic |  http s60 5 |  多线程示例 |  region growing mesh segmentation |  sklansky adder |  VHDL FPGA Verilog Hough transform |