Sponsored links

Top Source Codes

Rs232 using vhdl

Disign RS232 controller using vhdl on Altera DE2. This is a serial module which is useful for embed systems....
  vhdl      VHDL     

DESIGN AND IMPLEMENTATION OF DIFFERENT MULTIPLIERS using vhdl

MULTIPLIERs are key components of many high performance systems such as FIR filters,  microprocessors, digital signal processors, etc. A system’s performance is generally  determined by the performance of the MULTIPLIER because the MULTIPLIER is generally the  slowest clement in...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for different adders

A MULTIPLIER is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design MULTIPLIERs which offer either of the following- hi...
  vhdl      VHDL     

Binary to BCD convertor using vhdl

This is a tested and used vhdl code for converting a 16-bit binary input data to 4 digit BCD. The program is useful in cases where you are directly driving a display without going through a processor and you want to display parameters that you have computed in your main program. Please read the pdf...
  vhdl      VHDL     

implementation of fft core using vhdl

This document is the report of the semester-long project undertaken as part of the VLSI Design Lab course (EC354). Our project is the full custom design of a 4-bit 8-point FFT (Fast Fourier Transform) core. The type of FFT implemented is DIF (Decimation In Time) FFT. This document aims to provide n...
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

Advanced turbo decoder using vhdl

In information theory, turbo codes (originally in French Turbocodes) are a class of high-performance forward error correction (FEC) codes developed in 1993, which were the first practical codes to closely approach the channel capacity, a theoretical maximum for the...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
serial logger |  kriging interpolation in c?cmd=sign |  internet use monitoring |  LPBYTE Replace |  stopwatch HCS12 Powered by: Maian Guestbook microseconds?m |  kriging interpolation in c |  CArray 实现 |  iban delphi |  应力 |  jtag sti5518 source code |  cmd powerbuilder Powered by Advanced Guestbook interior |  娑叉櫠 hj1602a powered by advanced guestbook r?op=modlo |  matlab code for Hata model anteena&sa=U&ei=VhOzUojsC83YkQX4l |  SI4432 ATMEGA Powered by Advanced Guestbook miller?ct= |  Pid and interval type 2 fuzzy logic control of double invert |  homography 2D 3D opencv 9Dorktest???mode=register&agreed=tr |  pic16f18 PWM Powered by Advanced Guestbook dead&ct=clnk?mo |  bcb Pipe cmd Powered by Advanced Guestbook seal?ct=cln?cmd |  EZW on VHDL |  牛头刨床 cpp |  rtf ctf= rdr T |  ijl6 |  地震褶积 |  avr hcsr04 Powered by: Maian Guestbook But |  gabor filter bank matlab?mop=AddEntry&op=modload&name=Guestb |  scrolling text on microcontroller and 74ls164 and proteus |  3DES encryption delphi |  k邻域搜索 |  TLC2543 S3C2440 |  ili9163c |  4x4 keypad c |  界面 c |  manifold harmonic |  j2me 45 |  opencv svm 鍒嗙被 璇嗗埆?mop=AddEntry&op=modload&name= |  ollydbg gRn |  landmark detection C |  noise reduction by fuzzy image filtering |  ? Powered By: Article Friendly Ultimate ? |  GDI fliker stats usage 銇勩仐銈囥亸&tbs=qdr:w&ct=clnk |  lottery lotto |  15 puzzle problem powered by TPK Guestbook OS?name=hit 10 |  Landa |  c builder keylogger |  opencl checksum& sa=U& ei=xYd8UYPLD82LkwXhvoCYBQ& v |  i2c at89s8253 |  MATLAB 归一 |  opengl vhdl |  Camshift Tracking in MFC using OpenCV?mode=register&agreed=t |  sorting animation |  2051 ?? Powered by Burning Book elm327 manua?cmd=sign?mop=Ad |  Picture Viewer |  pdf viewer lazarus |  matlab program ethernet interface |  oracle oe main&prev= search?q= Powered by: Maian Guestbook?n |  7455驱动 |  C# &?mop=AddEntry&op=modload&name=Guestb hit 21 href= hit 2 |  big m matlab |  cmospix |  TDMA杩唬?mop=AddEntry&op=modload&name=guestbook hit 4 h |  24C512 Powered by: Maian Guestbook Induced?cmd=sign&prev?c |  dnp3 primer?mop=AddEntry&op=modload&name=Guestbook hit 3 hre |  redlogic?mop=AddEntry&name=Guestbook hit 6 href=&op=modload |  SQLCEHELPER |  deosit Ultimate Guestbook Version almost?name=Guest hi hi |  ps3cc921 Ultimate Guestbook Version?name=Guest hit 268 hre |  K means video |  wavelet reonstraction |  Borland c png |  ppm demodulation |  draw rectangle winapi |  PT2322 PT2323?mop=AddEntry&op=modload&name=guestbook hit 16 |  winpcap rip guestbook a= sign xtool reviews |  android vnc server |  鐢⊿TC鍗曠墖鏈哄疄鐜颁袱璺疭PWM杈撳嚭銆係P |  鐢ㄧ殑ffmeg鍋氱殑瑙g爜鍣?鐢ㄧ殑sdl鏄剧ず |  codes c |  28335 dps svpwm?mop=AddEntry&name=guestbook hi hi&op=modload |  ?mop=AddEntry&op=modload&name=guestbook hit 482 hre hit 658 |  89lpc922 |  16 Optional Exercise 3?mop=AddEntry&op=modload&name=Guest h |  Draw butterfly |  optional exercise 1 ssd2 answers?mop=AddEntry&op=modload&nam |  PCPPI |  at89c52 dot matrix led moving message board|4?mode=reg |  opengl graphics editor zeroboard ? zb path=test?& sa=U&a |  jpg to DCM |  89xx |  声音合成 |  greedy algorithms for tsp |  incremental inductance MPPT |  QT Creator Poco |  形状 不变矩 |  LBSB |  IEC 61970 301 |  MAPCA |  74hc595 with 8051 |  ili8989 Powered by Advanced Guestbook smoother?cmd=sign |  Image processing object detection |  VHDL 控制器 |