Sponsored links

Top Source Codes

Rs232 using vhdl

Disign RS232 controller using vhdl on Altera DE2. This is a serial module which is useful for embed systems....
  vhdl      VHDL     

DESIGN AND IMPLEMENTATION OF DIFFERENT MULTIPLIERS using vhdl

MULTIPLIERs are key components of many high performance systems such as FIR filters,  microprocessors, digital signal processors, etc. A system’s performance is generally  determined by the performance of the MULTIPLIER because the MULTIPLIER is generally the  slowest clement in...
  vhdl      VHDL     

vhdl frequency meter

using the frequency meter vhdl write and modules divided into clear, basic principles for the detection of pulse signals in the life cycle of a gate frequency, use the four-segment digital tube display...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for different adders

A MULTIPLIER is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design MULTIPLIERs which offer either of the following- hi...
  vhdl      VHDL     

Binary to BCD convertor using vhdl

This is a tested and used vhdl code for converting a 16-bit binary input data to 4 digit BCD. The program is useful in cases where you are directly driving a display without going through a processor and you want to display parameters that you have computed in your main program. Please read the pdf...
  vhdl      VHDL     

implementation of fft core using vhdl

This document is the report of the semester-long project undertaken as part of the VLSI Design Lab course (EC354). Our project is the full custom design of a 4-bit 8-point FFT (Fast Fourier Transform) core. The type of FFT implemented is DIF (Decimation In Time) FFT. This document aims to provide n...
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

Advanced turbo decoder using vhdl

In information theory, turbo codes (originally in French Turbocodes) are a class of high-performance forward error correction (FEC) codes developed in 1993, which were the first practical codes to closely approach the channel capacity, a theoretical maximum for the...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
g729 C# |  数据采集 虚拟示波器 |  mobile shop management in cpp |  ????????? Ultimate Guestbook Version |  system identification using neiral network?mop=AddEntry&op=m |  go embedded yashwant |  VHDL娣峰?mode=register&agreed=true&iscanyesno=yeswecan |  elm327 PIC18F |  移动无线信道 仿真 |  galaxy empire |  STM32F103 DAC Powered by Easy Guestbook?name=Guest? hit 1 h |  mt3339?cmd=sign |  digital communication matlab?mop=AddEntry&op=modload&name=G |  vampire attack adhoc sensor network java?mop=AddEntry&op=m |  poj题解?cmd=sign |  RCS Radar?op=modload&name=Gue hit 12 href= s 0 Possibilist |  涂鸦跳跃 |  gamma correction using c?mop=AddEntry&name=G hit&op=modload |  latch in verilog powered by TPK Guestbook ipod?name=G hit |  P5 Designer: Free PHPLD Templates Submit Article figur |  Naive Bayesian matlab code?mop=AddEntry&op=modload&name=Gues |  ROT13?cmd=sign |  矢量软件 |  18F452 LM35 l?mop=AddEntry&name=hi hit 155 h hit&op=modload |  mp3 steg powered by TPK Guestbook Encount?mop=AddEntry&op= |  keil at91sam7 proteus |  udt gprs arm9?cmd=sign |  DFT and IDFT?cmd=sign |  mini project in jsp for music management |  k medoids in java |  ????????? Ultimate Guestbook Version RK=0 RS=vtIwMqi93XoYI |  auto vote RK=0 |  TFT LCD SSD2119?mop=AddEntry&name=guestbook hit&op=modload |  ucos 多核 inurl: edu guestbook novelist |  jiemi |  bascom atmega8535 programming |  opengl draw sky Powered by Burning Book shy&ct=clnk |  msp430 servomotor Powered by Easy Guestbook if?name=Guest& |  LPC SDHC |  libmysqlclient win32?mop=AddEntry&op=modload&name=Guestbook |  nRF24L01 DMX Member Login to Submit Article differ&ct=clnk |  定点MP3程序 |  defective chessboard problem?mop=AddEntry&op=modload&name=G |  宸奖 |  帧间差分 opencv |  libmysqlclient win32 |  nrf24l01 CSMA |  Stretching code |  ?o???1??&prev= search?q= Powered by Easy Guestbook &start=30 |  掃描法 VRP |  pitch smoother powered by php melody Result:& |  ? Powered By: Article Friendly Ultimate RS=^ADAIKo3m3VmiWMc |  PG160128A 模拟 |  KEIL LPC2148 |  undefined |  S3CC921 D? S3CC912 chip programmer zeroboard and 1=1& s |  autoregression |  lpc2300 RTX keil?mop=AddEntry&op=modload&name=Guestbook&file |  maximum entropy |  自定义 热键 |  ambarella gopro |  internet log |  matlab Toolbox IT2FLS Powered by Easy Guestbook canyon <!d |  contrast enhnacement matlab |  vhdl code for wallace tree multiplier|4 |  hook recv ?amp ei=TJ04UeVGydiqAfmRgWA&amp sa=U&amp ved=0CO8 |  member |  暗战亮剑: 攻防入门与进阶全程实录 |  CListCtrl Checkbox ?? |  opengl多边 形裁剪算法 |  8 bit full adder in vhdl |  resource allocation graph |  检测两个程序的相似的度c?mop=AddEntry&op=modload&n |  基于matlab的ecg界面设计 |  group signature |  DQPSK 的Simulink建模 |  delphi unlock file |  俄罗斯方块 5110 |  speech recognition visual studio |  Jsp Servlet Powered by: Maian Guestbook POV?cmd=sign |  89C2051 PROTEL 库文件 |  Leon3 DE2 |  2051 ? <wbr >?show=guestbook do |  JPEG 转 Bitmap |  cfft?cmd=sign |  external interrupts atmega8 proteus |  ?mop=AddEntry&op=modload&name=Guestb hi hi hit 1 hit 1 hit 9 |  mfrc530 pic18 |  8位cisc |  simulink & |  vb药店 |  三阶谱的程序 |  examination hall seating arrangement |  iban convert |  人工蜂群算法 c |  Node |  Weighted Centroid Localization?mop=AddEntry&op=modload&name= |  WDM simulink |  WincE C |  Weighted Centroid Localization |