Sponsored links

Top Source Codes

FPU floating point unit Verilog VHDL

FPU (floating point Unit) is very useful in the moden ASIC and SOC designs. This module has been verified by FPGA and EDA env. But if you want to use it in a real project, please verify it with some formal method. ...
  verilog      Verilog     

Using FPGA Verilog HDL simulation class I2C communication

Using FPGA Verilog HDL simulation class I2C communication...
  verilog      Verilog     

Verilog Code for 8 bit array multiplier

I have written Verilog for 8 bit array multiplier . Accepts two 8 bit numbers and gives 16 bit result....
  verilog      VHDL     

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

floating-point multiply Verilog FPGA

Digital multiplier, as an integral part of modern computers, their design work and more and more people's attention. This paper, hardware description languages Verilog HDL design a floating-point multiplier based on complement one multiplication and design functions and better flexibility. Th...
  verilog      Verilog     

VHDL and Verilog implementation of floating point multipliacation,ieee754

Here are the steps again: First, convert the two representations to scientific notation. Thus, we explicitly represent the hidden 1. In this case, X is 1.01 X 22 and Y is 1.11 X 20. Let x be the exponent of&n...
  Windows      VHDL     

VHDL and Verilog implementation of floating point adder ieee754

IEEE 754 floating-point standard • Leading “1” bit of significand is implicit • Exponent is “biased” to make sorting easier – all 0s is smallest exponent all 1s is largest – bias of 127 for single precision and 1023 for double precision – summary: (–1)sign × (1+significand)...
  Windows      VHDL     

VHDL and Verilog implementation of clock 20 and 50 and 10 and 30 Mhz generation

FPGA implemantaion of clock generation. if  i am working on 50 mhz clock generation i want to design clk counter with some clk 10mhz geneartion then what can i do for that one to implemneting 20mhz from 50mhz without using any ip core directly using coding tecniques we can imp...
  Windows      Verilog     

Converts 24-bit map format is 16-bit bitmap format of the source code, including the format and RGB565 RGB555 format.

Source code is written entirely by me and tested to ensure that available.  You can convert 24 to 16 bitmap format bitmap format.  Enter the picture for 24-bit bitmap format, the output file format can be 16-bit map format.  The output format can be RGB555, RGB565 format can also b...
  Image Processing        C++     

A 16-bit CRC program

Written in c language to calculate the 16-bit CRC program entry parameters: data-the need to check array length-the number of bytes in the array...
  Algorithm        C     

VHDL and Verilog implementation of dds and fft

The core component of a DDS waveform generator is the accumulator. The accumulator is a running counter which stores the current phase value of the generated waveform. The rate at which the accumulator is updated and the accumulator increment value determine the frequency of the generated waveform....
  Windows      VHDL     

16 bit risc processor for computer hardware

16 bit risc processor for computer hardware ...
  Algorithm      VHDL     

WarmOS 16-bit real mode operating systems

WarmOS is a 16-bit real mode operating system written with compilation, it includes some of the basic functions of the operating system should have, support implementation of the COM file format, providing some system API for programmers to write programs, and from the kernel to support Chinese disp...
  OS Develop        ASM     

16qam bit error rate simulation

Digital communication, many modulation schemes, 16QAM is often used, it is the amplitude and phase shift keying. QAM modulation consists of 16QAM, 32QAM, 64QAM, this code emulation 16QAM constellation diagram, and bit error rate BER and show the connections between them, and useful for learning and...
  Matlab        Matlab     

Auto meter software (Freescale 16 bit microcontroller)

Freescale Hz256 MCU. The complete program code, mainly used in automobile instrument development, stepper motors, LCD display, AD, interruption, timed with a very good reference....
  Embeded        C     

VGA color display the Verilog code for Xilinx FPGA

Verilog implementation of FPGA VGA sesser stripes display code, test absolutely right, can successfully implement functionality....
  verilog      Verilog     

FPGA accumulator

This project is implemented in Quartus 2, altera company in DE2 board.... the design has a function to accumulate the given output... this has to be learn in basic coding in Verilog HDL.. this is still so basic programming and it has to be enhance and improve.. Make it a more compl...
  verilog      VHDL     

Verilog DCT program

Discrete cosine transform DCT Testbench overall framework DCT Are most calculation-intensive piece of JPEG compression, image of the entire component image into 8  8 blocks, and input into a two-dimensional discrete cosine transform and realization of discrete cosine transform. DCT based on look...
  fpga      VHDL     

VHDL frequency meter

Using the frequency meter VHDL write and modules divided into clear, basic principles for the detection of pulse signals in the life cycle of a gate frequency, use the four-segment digital tube display...
  vhdl      VHDL     

FPGA VGA interface

VGA interface based on FPGA examples here, we must first consider vga_interface.v to support image resolutions, that is, 16x 16. So RAM Storage space required is 16bits x 16Words. RAM, like FIFO, to access the RAM when they are needed Up to xx_En_Sig signals. Because the RAM contains 16bits Write_...
  verilog      Verilog     

Hot Search Keywords


    Sponsored links
lcd spatan 3e |  gcd & lcm of numbuer |  gprs sim300 短信 |  SIM900A GPRS AT89S52 |  9 7 dwt |  Bayer dithering |  vga screensaver vhdl code |  BCD multiplier FPGA |  drip irrigation |  2d discrete wavelet transform |  Qt 位图 |  curl hfss powered by TPK Guestbook disc?ct=clnk |  MCP2510 RK=0 RS=Czk3mxGmmhFXNvZKEggvRV1c9SE |  FDTD |  stm32f107 hid |  cylindrical fdtd |  pharmacy system using VFP |  bin pack implementation |  vhdl code for RSA algorithm |  vhdl code for dilation and erosion operation in image |  FDTD photonic crystal fiber |  schrodinger equation fdtd |  s 0 C primer plus?amp&amp ei=ncZWUYHtLcrDswbEooDwDw&amp sa=U |  suspend sdram |  按下空格键实现我机的显示和隐藏 |  rsa tcl script |  9 Powered By: Article Friendly Ultimate 9?name=G hit 10 hr?c |  0 9语音识别matlab |  vhdl code for noc router |  Intensity Level Slicing image processing |  CooCox STM32?name=hit 18 hr hit hit 22 href= s 0 ds1307 at |  GPRS LPC2148 |  SIM300 SIM900 |  ActiveX Web ? Powered by Advanced Guestbook planning?c |  CSharp?mop=AddEntry&op=modload&name=Guestbook h hit 905 hre |  error tolerant adder |  j1939 ucos ultimate guestbook version?prev= search?mop=Add |  2D euler CFD |  mykey coges RS=^ADADVavzzFS2EIwvXYByltrNWbzjhI |  LM35 16F |  统计语言模型 |  mask matrix |  HDR gui powered by TPK Guestbook hul&ct=clnk?name=G hit 6 |  Social Force Model MGB OpenSource Guestbook impossibly?mop |  suara dengan vb 6 |  Missionaries and Cannibals in prolog |  scpi Ultimate Guestbook Version?cmd=sign Enter the cap?cmd |  modbus pic32 |  lcd 显示正弦波 Result: |  Terawins Tool |  vb cpk |  signal processing with neural networks |  MSP430操作CPU卡原程序 |  powerworld |  無接縫 midi |  HarwDisk powered by Fireboard cabbage patch?prev= search |  usb detection source code c |  FAT32 implementation |  simple fpga mini projects |  角点检测emcv Enter the captcha b |  calculator servlet?cmd=sign |  channel estimation for mimo ofdm system |  skull recognition using genetic algorithm in matlab |  wireless sensor nework routing |  verilog code for pci master interface |  sandboxie ctf= rdr T?mop=AddEntry&op=modload&name=G hi hit |  verilog code for mp3 decoder |  object c sharp powered by advanced guestbook mediation?c?m |  1620 |  contour vb&prev= search?q= PHP |  VBA OCR Powered by Easy Guestbook praising?prev= searc1 |  “YUV DCT压缩 matlab”?seeAdd=0&seeMess=1&seeNotes=1&sk |  Netcdf forMa |  uvc h264 webcam directshow |  street fighter |  DEANA |  AHP in C |  Iphone 4 programing |  定时 发送 |  civil 3d vecad?mop=AddEntry&op=modload&name=Gues hit 17 hre |  image processing using matlab sources code |  Climbing With Random Restarts |  6410 ov7670 Skinned by: Web Design Directory Add Article |  BankDemo 东进 This guest post is from reliabil |  statistical tests for presence of cyclostationarity?cmd=sign |  dwt OFDM |  data mining partition algorithm RK=0?mop=AddEntry&op=modload |  color descriptors in IDL打砖块 |  adaptive algrithm for corrupted images?mop=AddEntry&op=modlo |  水印matlab算法?mop=AddEntry&op=modload&name=Guestbook&fi |  ADC1110 interface 8051 source code |  下载弹弹堂 |  4방향 윤곽선 |  DTU gprs |  Chirplet 分解 |  Crypt Decrypt algrithms Purebasic |  ST7541 128128 Designer: PHPLD Templates Submit Article RS |  6410 瑁告満 Powered by Easy Guestbook ddys?amp pr&cmd=s |  winsock proxy delphi?mop=AddEntry&op=modload&name=Guestbook? |  Sudoku on qt |