Sponsored links

Top Source Codes

FPU floating point unit Verilog VHDL

FPU (floating point Unit) is very useful in the moden ASIC and SOC designs. This module has been verified by FPGA and EDA env. But if you want to use it in a real project, please verify it with some formal method. ...
  verilog      Verilog     

Using FPGA Verilog HDL simulation class I2C communication

Using FPGA Verilog HDL simulation class I2C communication...
  verilog      Verilog     

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

floating-point multiply Verilog FPGA

Digital multiplier, as an integral part of modern computers, their design work and more and more people's attention. This paper, hardware description languages Verilog HDL design a floating-point multiplier based on complement one multiplication and design functions and better flexibility. Th...
  verilog      Verilog     

VHDL and Verilog implementation of floating point multipliacation,ieee754

Here are the steps again: First, convert the two representations to scientific notation. Thus, we explicitly represent the hidden 1. In this case, X is 1.01 X 22 and Y is 1.11 X 20. Let x be the exponent of&n...
  Windows      VHDL     

VHDL and Verilog implementation of floating point adder ieee754

IEEE 754 floating-point standard • Leading “1” bit of significand is implicit • Exponent is “biased” to make sorting easier – all 0s is smallest exponent all 1s is largest – bias of 127 for single precision and 1023 for double precision – summary: (–1)sign × (1+significand)...
  Windows      VHDL     

VHDL and Verilog implementation of clock 20 and 50 and 10 and 30 Mhz generation

FPGA implemantaion of clock generation. if  i am working on 50 mhz clock generation i want to design clk counter with some clk 10mhz geneartion then what can i do for that one to implemneting 20mhz from 50mhz without using any ip core directly using coding tecniques we can imp...
  Windows      Verilog     

VHDL and Verilog implementation of dds and fft

The core component of a DDS waveform generator is the accumulator. The accumulator is a running counter which stores the current phase value of the generated waveform. The rate at which the accumulator is updated and the accumulator increment value determine the frequency of the generated waveform....
  Windows      VHDL     

16 bit risc processor for computer hardware

16 bit risc processor for computer hardware ...
  Algorithm      VHDL     

WarmOS 16-bit real mode operating systems

WarmOS is a 16-bit real mode operating system written with compilation, it includes some of the basic functions of the operating system should have, support implementation of the COM file format, providing some system API for programmers to write programs, and from the kernel to support Chinese disp...
  OS Develop        ASM     

16qam bit error rate simulation

Digital communication, many modulation schemes, 16QAM is often used, it is the amplitude and phase shift keying. QAM modulation consists of 16QAM, 32QAM, 64QAM, this code emulation 16QAM constellation diagram, and bit error rate BER and show the connections between them, and useful for learning and...
  Matlab        Matlab     

Auto meter software (Freescale 16 bit microcontroller)

Freescale Hz256 MCU. The complete program code, mainly used in automobile instrument development, stepper motors, LCD display, AD, interruption, timed with a very good reference....
  Embeded        C     

floating point multiplication

The Image and digital signal processing applications require high floating point calculations throughput, and nowadays FPGAs are being used for performing these Digital Signal Processing (DSP) operations. floating point operations are hard to implement directly on FPGAs because of the complexity...
  verilog      Verilog     

SOPC technology using Verilog create Hello program

SOPC technology FPGA Verilog hardware description language, writing in niosII  program    using Altera chip...
  verilog      VHDL     

FPGA reference design AD9267

High speed ADC AD9267 10bit FPGA reference design Verilog language Contains a Xilinx ISE12.2 Engineering...
  verilog      Verilog     

Cheng Yuan FPGA design wireless communication coding

Book with the Xilinx FPGA development platform based on integrated FPGA technology and wireless communication in both directions, through the example of a large number of FPGA development, a more detailed description of the theory and implementation of wireless communication modules are frequently u...
  verilog      Verilog     

"Original" display __ __Verilog_ _FPGA control _1602 debugging notes

FPGA control principle and LCD1602 debugging notes source code This information came from Baidu bases (http://wenku.Baidu.com/) You now see the document is used to hold rice Baidu base generated by the Download Manager This document's original address from Thank you for your support Hold rice...
  verilog      Verilog     

Verilog simulation filters

Verilog procedural simulation filters 16-order using the Adder and multiplier 40KHZ 16-bit into and out...
  verilog      Verilog     

floating point adder

Verilog code coded in xilinx used to add 2 floating point numbers.... and the technique used in this coding is piplining........
  verilog      Verilog     

Verilog and VHDL files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
simulate adc0804 using proteus Powered by: Maian Guestbook |  stm32 ili9341 Powered by: Maian Guestbook you?cmd=sign |  matrix 3x3 determinant powered by TPK Guestbook blessed&ct |  fixed point iteration code |  Bone |  j48 with matlab |  smoke detection |  c# 绘图 Powered by PHPLD Submit Article%3 RK=0 RS=4k3 d |  VNC winCE RFB Powered by Easy Guestbook Blake?ct=clnk |  ?? PHP Link Directory Submit Article ??&? and 1=2 RS=^ADAY |  delphi multicast |  施工 |  方程 根 C |  Cheque printing vb6 member signup |  schedule transition graph |  pascal pdf |  mt 6235 message alert class=l onmousedown= return rwt this |  mt 65xx driver?cmd=sign |  Algorithm?mop=AddEntry&op=modload&name=G? hit 39 href= s 0 |  lianyu |  matlab lda algorithm |  MILK PROJECT |  MIFARE MFRC522 ? zb path=test???mop=AddEntry?op=modload&n |  %2?name=Guestbook hit 8?name=Gu?name=G hit 18 hit 36 |  维纳滤波 opencv Powered by Jcow |  cn3 simulator?mop=AddEntry&op=modload&name=Guestb hit h hit |  绾跨▼瀹炰緥 |  维文 |  Maps API Directions |  StudMIS |  struct ts |  matlab coding for spline interpolation?mop=AddEntry&op=modlo |  DFP 算法 mat |  MIB Designer?mop=AddEntry&op=modload&name=Gue hit 18 href= s |  vc pcm???? |  msw853 powered by advanced guestbook lane?mode=register&ag |  MICROPROCESSOR MINI PROJECT |  msvdm |  s 0 code for TLBO algorithm Powered by Easy Guestbook esca |  ?? matlab Powered by Jcow dc member signup?prev= search |  MICROLAB MCL 802 |  旁瓣抑制 |  旅店客房管理系统开发 |  RVGifAnimate2007 |  按键鼠标编码 |  ?name=Gu hit 32735 href= s 0 s hit 10 href= s 0 CSharp?mop |  DLPrinter Powered by: php Link Directory Add Article RK=0 |  mdb 读写 |  ov7670 Verilog Powered by Advanced Guestbook enforce?ct% |  palmprint feature extraction matlab code |  stm32 ili9341 Powered by: Maian Guestbook you?mop=AddEnt |  DlgActiveDebug |  旁注 |  施密特触发器 |  Clibusb powered by TPK Guestbook the RK=0 RS=Jufl404bdPM55 |  msp430g2553 DHT11 |  verilog cde for piso shift register|2?mode=register&agreed=t |  matlab coding for nonsubsampled contourlet transform decompo |  mssql borland |  MI0283qt code |  MHBinPacker2 Powered by Burning Book locals&ct=clnk |  MFVDasm?mop=AddEntry&op=modload&name=Guestbo hit 55138 href |  MHS |  stm32 ili9341 Powered by: Maian Guestbook you |  ddc duc for wcdma |  speed senser |  方面702 |  方阵LU分解 |  vc plc |  方言 |  matlab code for successive interference cancellation in mc c |  adaptive equation error and output error IIR |  multiuser capacity matlab code |  MFOC?file=index&mop=AddEntry&name=Guestbook&op=modload |  SI4432 ATMEGA Powered by Advanced Guestbook miller?cmd=sig |  msp430f66 |  cvSobel |  matlab code firefly optimization algorithm |  c code for i2c interface with adxl345 using pic18f controlle |  matlab code for ga algorithm based backpropagation powered |  VQMATLAB |  STM32F407 programming |  driver fatigue detection based on eye tracking ppt |  eye mouse Powered by: Maian Guestbook integrato?cmd=sign |  eye mouse Powered by: Maian Guestbook integrato?mop=AddEnt |  eye mouse Powered by: Maian Guestbook integrato?name=G h h |  fast motion deblurring |  方程组 牛顿 |  nonlinear regression |  码流 cctv |  nato 4591 |  aaaa RK=0 |  dvd remote tabel editor |  dynamic programming with matlab |  matlab code for fair and qos spectrum splitting |  eye mouse Powered by: Maian Guestbook integrato |  Fast Counting Bloom Filter?cmd=sign |  VB SMS |  ADC INL DNL |  hsc adc eval?mop=AddEntry&name=hi hit 16 href=?m&op=modload |