Sponsored links

Top Source Codes

FPU floating point unit Verilog VHDL

FPU (floating point Unit) is very useful in the moden ASIC and SOC designs. This module has been verified by FPGA and EDA env. But if you want to use it in a real project, please verify it with some formal method. ...
  verilog      Verilog     

Using FPGA Verilog HDL simulation class I2C communication

Using FPGA Verilog HDL simulation class I2C communication...
  verilog      Verilog     

Verilog Code for 8 bit array multiplier

I have written Verilog for 8 bit array multiplier . Accepts two 8 bit numbers and gives 16 bit result....
  verilog      VHDL     

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

floating-point multiply Verilog FPGA

Digital multiplier, as an integral part of modern computers, their design work and more and more people's attention. This paper, hardware description languages Verilog HDL design a floating-point multiplier based on complement one multiplication and design functions and better flexibility. Th...
  verilog      Verilog     

VHDL and Verilog implementation of floating point multipliacation,ieee754

Here are the steps again: First, convert the two representations to scientific notation. Thus, we explicitly represent the hidden 1. In this case, X is 1.01 X 22 and Y is 1.11 X 20. Let x be the exponent of&n...
  Windows      VHDL     

VHDL and Verilog implementation of floating point adder ieee754

IEEE 754 floating-point standard • Leading “1” bit of significand is implicit • Exponent is “biased” to make sorting easier – all 0s is smallest exponent all 1s is largest – bias of 127 for single precision and 1023 for double precision – summary: (–1)sign × (1+significand)...
  Windows      VHDL     

VHDL and Verilog implementation of clock 20 and 50 and 10 and 30 Mhz generation

FPGA implemantaion of clock generation. if  i am working on 50 mhz clock generation i want to design clk counter with some clk 10mhz geneartion then what can i do for that one to implemneting 20mhz from 50mhz without using any ip core directly using coding tecniques we can imp...
  Windows      Verilog     

Converts 24-bit map format is 16-bit bitmap format of the source code, including the format and RGB565 RGB555 format.

Source code is written entirely by me and tested to ensure that available.  You can convert 24 to 16 bitmap format bitmap format.  Enter the picture for 24-bit bitmap format, the output file format can be 16-bit map format.  The output format can be RGB555, RGB565 format can also b...
  Image Processing        C++     

A 16-bit CRC program

Written in c language to calculate the 16-bit CRC program entry parameters: data-the need to check array length-the number of bytes in the array...
  Algorithm        C     

VHDL and Verilog implementation of dds and fft

The core component of a DDS waveform generator is the accumulator. The accumulator is a running counter which stores the current phase value of the generated waveform. The rate at which the accumulator is updated and the accumulator increment value determine the frequency of the generated waveform....
  Windows      VHDL     

16 bit risc processor for computer hardware

16 bit risc processor for computer hardware ...
  Algorithm      VHDL     

WarmOS 16-bit real mode operating systems

WarmOS is a 16-bit real mode operating system written with compilation, it includes some of the basic functions of the operating system should have, support implementation of the COM file format, providing some system API for programmers to write programs, and from the kernel to support Chinese disp...
  OS Develop        ASM     

16qam bit error rate simulation

Digital communication, many modulation schemes, 16QAM is often used, it is the amplitude and phase shift keying. QAM modulation consists of 16QAM, 32QAM, 64QAM, this code emulation 16QAM constellation diagram, and bit error rate BER and show the connections between them, and useful for learning and...
  Matlab        Matlab     

Auto meter software (Freescale 16 bit microcontroller)

Freescale Hz256 MCU. The complete program code, mainly used in automobile instrument development, stepper motors, LCD display, AD, interruption, timed with a very good reference....
  Embeded        C     

VGA color display the Verilog code for Xilinx FPGA

Verilog implementation of FPGA VGA sesser stripes display code, test absolutely right, can successfully implement functionality....
  verilog      Verilog     

FPGA accumulator

This project is implemented in Quartus 2, altera company in DE2 board.... the design has a function to accumulate the given output... this has to be learn in basic coding in Verilog HDL.. this is still so basic programming and it has to be enhance and improve.. Make it a more compl...
  verilog      VHDL     

Verilog DCT program

Discrete cosine transform DCT Testbench overall framework DCT Are most calculation-intensive piece of JPEG compression, image of the entire component image into 8  8 blocks, and input into a two-dimensional discrete cosine transform and realization of discrete cosine transform. DCT based on look...
  fpga      VHDL     

VHDL frequency meter

Using the frequency meter VHDL write and modules divided into clear, basic principles for the detection of pulse signals in the life cycle of a gate frequency, use the four-segment digital tube display...
  vhdl      VHDL     

FPGA VGA interface

VGA interface based on FPGA examples here, we must first consider vga_interface.v to support image resolutions, that is, 16x 16. So RAM Storage space required is 16bits x 16Words. RAM, like FIFO, to access the RAM when they are needed Up to xx_En_Sig signals. Because the RAM contains 16bits Write_...
  verilog      Verilog     

Hot Search Keywords


    Sponsored links
MTScratchpadWMTouchCS?cmd=sign |  Supermarket management system php?cmd=sign |  P陌C METHOD Powered by Advanced Guestbook Powered Pow?cm |  毓 Powered By: Article Friendly Ultimate?cmd=s RS=^ADAiljf |  i2c atmega128 adxl345 |  Supermarket management system php |  ??? Ultimate Guestbook Version |  Plugin in C |  nokia 5110 cld font generator |  matlab code for r fractional order differentiator |  bits = cp0201 bitsnumbits |  gprs sim300 短信 |  164 |  emgu 相減 |  LM3S FLASH |  InternetOpenUrlA? op=modload&amp name=Guestb&cm&mop=AddEntry |  24C512 Powered by: Maian Guestbook Induced?cmd=sign?prev?c |  oled graph library ssd1351 RS=^ADAaLnCY1kmG6hhjDHRQh8hQZAs e |  twit |  ?cmd=sign |  Incoherent Frequency Combining Methods |  lpc fat32 |  zeroboard ? zb path=test?? |  omnikey 5321 sdk powered by TPK Guestbook panda?ct=clnk |  c 鐢绘澘 powered by TPK Guestbook del?mop=AddEntry&op=m |  ????????? Ultimate Guestbook Version |  ? enter word verification in box below guestbook |  4B5B encoder Powered by: Maian Guestbook encoders&ct=clnk? |  碎纸拼接 Powered by Jcow splic |  tcsetattr |  4B5B encoder Powered by: Maian Guestbook encoders&ct=clnk |  ? enter word verification in box below guestbook?cmd=sign |  bplist00 Powered by Burning Book Data&ct=clnk |  bplist00 Powered by Burning Book Data&ct=clnk?cmd=sign |  imaqt Powered by: Mai an Guestbook It? c& tbs=qdr:w |  IDL NDVI |  4B5B encoder Powered by: Maian Guestbook encoders?ct=clnk |  adaptive powerfilter |  SPC 900 |  域名管理?mop=AddEntry&op=modload&name=Gu hit 9 hit 3 hr |  runge kutte shooting method |  bplist00 Powered by Burning Book Data?ct=clnk |  DMX512 ccs c?name=hit hi hit 1 h hit 33 href= s 0 costas l |  Game Snake in FPGA?cmd=sign |  mt6575 powered by TPK Guestbook variable?name=Guestboo hit |  16f628 pwm projects |  MSTSCLib TLB powered by TPK Guestbook not&tbs=qdr:w&ct=cln |  genetic matlab class=l onmousedown= return rwt this |  dynamic programming matlab code |  omnikey 5321 sdk powered by TPK Guestbook panda&ct=clnk?mo |  motion detector vb6 powered by TPK Guestbook keen |  MSTSCLib TLB powered by TPK Guestbook not?tbs=qdr:w&ct=cln |  fmcw tracking matlab |  a verilog testbench for Frequency divider oldal |  download TMS320F28335 fsk |  jardinains game code |  keil pk51 keygen |  force player powered b y TPK Guestbook?cmd=sign |  interfacing unipolar stepper motor with lpc1788 |  GA function approximation?cmd=sign |  dual port ram test bench verilog |  Dynamic Time Warping on labview |  s 0 twain c# Powered by: Maian Guestbook you?name=Guestbo? |  pca 算法的C 代码 |  hospital management system mini project download for free |  prefilter for decomposition |  snake game ppt |  xnxx enter word verification in box below guestbook?amp&pr |  TI C64x |  1582 |  helicopter hurdle game |  毓 Powered By: Article Friendly Ultimate 毓 |  lagrange flowchart scilab |  ZLGCANTest?mop=AddEntry |  prolog sudoku MGB OpenSource Guestbook flew |  physical optics powered by advanced guestbook layered&ct |  Bascom ILI9325 Powered by Advanced Guestbook clothes |  feature extration gait silhouette opencv|4 |  C 银行ATM机 VB |  vb6 CRC16 CCITT?mop=AddEntry&op=modload&name=hit 101 href= s |  s 0 flicm matlab Powered by Easy Guestbook canyon?mop=AddE |  MFC PLC |  mvdr MFCC |  ? powered by: article friendly ultimate & rk=0 rs=bziep84cq |  Evtx Parser Powered by Easy Guestbook thefts?cmd=sign?mop= |  psd by multitaper MFCC |  ftp 628 代码 |  tape backup source code |  ? Powered By: Article Friendly Ultimate ? RK=0 RS=ZoiZluQt1j |  鏁板瓧淇″彿澶勭悊锛宖ri |  Evtx Parser Powered by Easy Guestbook thefts?cmd=sign |  GUESTBOOK asp inurl:as p?name=Guestbook?mop=AddEntry |  the searching algorithm |  simulink PID鎺у埗鍣? |  hotel management system in netbeans |  s 0 ? Powered By: Article Friendly Ultimate RK=0 RS=vyQyyekg |  QT TCP Powered by: Maian Guestbook Breathe?name=Guestboo? |  Evtx Parser Powered by Easy Guestbook thefts |  dvb biss Powered By : Article Friendly cord?ct=clnk&prev |  as3 老虎机 |