Sponsored links

Top Source Codes

FPU floating point unit Verilog VHDL

FPU (floating point Unit) is very useful in the moden ASIC and SOC designs. This module has been verified by FPGA and EDA env. But if you want to use it in a real project, please verify it with some formal method. ...
  verilog      Verilog     

Using FPGA Verilog HDL simulation class I2C communication

Using FPGA Verilog HDL simulation class I2C communication...
  verilog      Verilog     

Verilog Code for 8 bit array multiplier

I have written Verilog for 8 bit array multiplier . Accepts two 8 bit numbers and gives 16 bit result....
  verilog      VHDL     

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

floating-point multiply Verilog FPGA

Digital multiplier, as an integral part of modern computers, their design work and more and more people's attention. This paper, hardware description languages Verilog HDL design a floating-point multiplier based on complement one multiplication and design functions and better flexibility. Th...
  verilog      Verilog     

VHDL and Verilog implementation of floating point multipliacation,ieee754

Here are the steps again: First, convert the two representations to scientific notation. Thus, we explicitly represent the hidden 1. In this case, X is 1.01 X 22 and Y is 1.11 X 20. Let x be the exponent of&n...
  Windows      VHDL     

VHDL and Verilog implementation of floating point adder ieee754

IEEE 754 floating-point standard • Leading “1” bit of significand is implicit • Exponent is “biased” to make sorting easier – all 0s is smallest exponent all 1s is largest – bias of 127 for single precision and 1023 for double precision – summary: (–1)sign × (1+significand)...
  Windows      VHDL     

VHDL and Verilog implementation of clock 20 and 50 and 10 and 30 Mhz generation

FPGA implemantaion of clock generation. if  i am working on 50 mhz clock generation i want to design clk counter with some clk 10mhz geneartion then what can i do for that one to implemneting 20mhz from 50mhz without using any ip core directly using coding tecniques we can imp...
  Windows      Verilog     

A 16-bit CRC program

Written in c language to calculate the 16-bit CRC program entry parameters: data-the need to check array length-the number of bytes in the array...
  Algorithm        C     

VHDL and Verilog implementation of dds and fft

The core component of a DDS waveform generator is the accumulator. The accumulator is a running counter which stores the current phase value of the generated waveform. The rate at which the accumulator is updated and the accumulator increment value determine the frequency of the generated waveform....
  Windows      VHDL     

16 bit risc processor for computer hardware

16 bit risc processor for computer hardware ...
  Algorithm      VHDL     

WarmOS 16-bit real mode operating systems

WarmOS is a 16-bit real mode operating system written with compilation, it includes some of the basic functions of the operating system should have, support implementation of the COM file format, providing some system API for programmers to write programs, and from the kernel to support Chinese disp...
  OS Develop        ASM     

16qam bit error rate simulation

Digital communication, many modulation schemes, 16QAM is often used, it is the amplitude and phase shift keying. QAM modulation consists of 16QAM, 32QAM, 64QAM, this code emulation 16QAM constellation diagram, and bit error rate BER and show the connections between them, and useful for learning and...
  Matlab        Matlab     

Auto meter software (Freescale 16 bit microcontroller)

Freescale Hz256 MCU. The complete program code, mainly used in automobile instrument development, stepper motors, LCD display, AD, interruption, timed with a very good reference....
  Embeded        C     

VHDL frequency meter

Using the frequency meter VHDL write and modules divided into clear, basic principles for the detection of pulse signals in the life cycle of a gate frequency, use the four-segment digital tube display...
  vhdl      VHDL     

FPGA VGA interface

VGA interface based on FPGA examples here, we must first consider vga_interface.v to support image resolutions, that is, 16x 16. So RAM Storage space required is 16bits x 16Words. RAM, like FIFO, to access the RAM when they are needed Up to xx_En_Sig signals. Because the RAM contains 16bits Write_...
  verilog      Verilog     

floating point multiplication

The Image and digital signal processing applications require high floating point calculations throughput, and nowadays FPGAs are being used for performing these Digital Signal Processing (DSP) operations. floating point operations are hard to implement directly on FPGAs because of the complexity...
  verilog      Verilog     

8 bit adder Verilog

hey here is a ise format code for xilinx software Verilog 8 bit fixed point coding use this for example for coding with test bench...
  verilog      Verilog     

Adder in VHDL

This program is an  adder for two floating numbers using VHDL language....
  vhdl      VHDL     

VHDL 100 examples

Share online for some 100 examples suitable for FPGA learning for beginners. Inside there are some classic tricks....
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
power flow optimization using matlab for flexible actransmit |  business object?c&cmd=sign&name=Guestbook Enter the ca |  STC ISP 协议 registration form がくせい?mop=AddEntr&t |  u?cmd=sign?name=hit 15 hit 5 hre hit 18 href= s 0 缁樺 |  GPS定位 |  Python 黑白棋?mop=AddEntry&op=modload&name=Guestb hit 2 h |  speech recoganizaiton verilog |  NeroSDK Powered by PHPLD Add Article omit?name=Guestboo |  phat generalized cross correlation |  DXF loader powered by TPK Guestbook shaded?name=guest hit |  mfcc Query By Humming powered by TPK Guestbook shaded?ct=c |  mfcc Query By Humming powered by TPK Guestbook shaded?cmd |  mfcc Query By Humming powered by TPK Guestbook shaded?cm?n |  gm50 powered by TPK Guestbook 191?cmd=sign Enter the c?mop |  ocr matlab template matching |  mfcc Query By Humming powered by TPK Guestbook shaded?name |  RFID PC??? |  mfcc Query By Humming powered by TPK Guestbook shaded RS=^ |  golden section search powered by TPK Guestbook shaded |  AML6222E 资料 Powered By : Article Friendly |  mfcc Query By Humming powered by TPK Guestbook shaded |  mfcc Query By Humming powered by TPK Guestbook shaded?mop= |  sudoku 9x9 grid powered by TPK Guestbook shaded?ct=clnk?pr |  psqm matlab code powered by advanced guestbook miller?name |  Duda Pattern Classification 答案 |  extjs chm Designer: Free PHPLD Templates Submit Article R |  golden section search powered by TPK Guestbook shaded?ct=c |  golden section search powered by TPK Guestbook shaded?ct |  ns2 cluster Powered by Advanced Guestbook Result:? |  mfcc Query By Humming powered by TPK Guestbook shaded?mo |  airline reservation system in php |  MPOE Ultimate Guestbook Version?action=sign Powere |  voiceage Ultimate Guestbook Version?cmd=sign |  turbo mud?name=Guestbook?cmd=sign |  WG12232 powered by TPK Guestbook screen?cmd=sign |  USSD center intitle: Powered by UCenter Home once?mop= |  230224198204103126?name=Guestbook?cmd=sign |  shape draw resize Powered by: Maian Guestbook time&tbs=qdr |  OMNEt TDMA |  wintech opc powered by TPK Guestbook shaded&ct=clnk |  �?�佹�?鐡�?崺鍝�?��?�娴?3F |  snake in eclipse?mop=AddEntry&op=modload&name=guestbook hi h |   |  chain topology of wireless nodes |  Asterix Ultimate Guestbook Version?mop=AddEntry&op=modload |  星子行 |  VB OCR Template By Free PHPLD Templates Submit Article s |  implementation of message authentication in VANETS in ns2 |  neural qbasic?mop=AddEntry&op=modload&name=guestbook h hit 1 |  trust calculation ns2 |  ? Ultimate Guestbook Version s< a |  网络流量管理 |  Mediatek MT6577 |  netease |  stm32f4 FFT Ultimate |  2d fdtd without boundary condition powered by TPK Guestbook |  Stepper motor controller using PIC18F |  freescale&cmd=sign Powered by PHPLD Submit Article ctf& |  cc1101 sample |  obtain the gradient image |  rsa keygen visual c Powered by Easy Guestbook third?cmd=si |  carpooling android |  arithmetic mean filter in matlab for images |  LAMP DIMMER PIC12F629 |  webcam eye tracking Powered by Easy Guestbook Lucas?cmd=si |  浪涌 |  R6C |  缂氶┈銆€鍏躲伄澹? |  vc实现获取局域网主机 |  RCS Radar powered by TPK Guestbook Balloon?name=Guestbook? |  RC523 14443 Powered by Advanced Guestbook census?name=Gue |  ????????? Ultimate Guestbook Version |  apriori C# Powered by: Maian Guestbook 511&ct=clnk |  SCreen saver bouncing 3d object |  Sobel绠楀瓙杈圭紭缁嗗寲 |  SIP缃戠粶鐢佃瘽 |  aodv ett?mop=AddEntry&name=Gues hit hit 1 h hit 1&op=modload |  directDraw 多显示器 |  高效率开关电源 |  WYSIWYG bbs ?new=1 WYSIWYG&ct=clnk |  mouse interaction using webcam c# powered by TPK Guestboo |  澶╂晱鐢佃 |  UMHexagons算法matlab代码 |  mfc media player powered by advanced guestbook bed?ct=?cmd |  RGBtoHSL |  GSM610格式 |  dsr protocol for manet implementing in ns2 |  newcamd525 Ultimate Guestbook Version?cmd=sign |  NSFNET topology in ns2 |  chroma subsampling matlab |  MPOE Ultimate Guestbook Version?name=Guestbo hit 9 href= |  handwritten digit Recognition |  OverbyteIcsWndControl |  svlib |  rsa algorithm c code?mop=AddEntry&op=modload&name=guestbook& |  lazskin?cmd=sign&mop=AddEntry&name=guestbook hit&op=modload |  ldpc encoder decoder on fpga |  閻㈢數顥嗛崷杞扮癌缂佸瓨婀侀梽鎰帗閸掑 |  51Rd2 ucos |  Impinj R1000 |