Sponsored links

Top Source Codes

vhdl frequency meter

Using the frequency meter vhdl write and modules divided into clear, basic principles for the detection of pulse signals in the life cycle of a gate frequency, use the four-segment digital tube display...
  vhdl      VHDL     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Rs232 using vhdl

Disign RS232 controller using vhdl on Altera DE2. This is a serial module which is useful for embed systems....
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

Ebcdic v.1.0

Component that converts strings ASCII for EbcdIC and EbcdIC for ASCII....
  Component        Delphi     

Hot Search Keywords


    Sponsored links
his系统 Powered by Easy Guestbook sensitif?c?cmd=sign?ne |  eclat algorithm of data mining in java |  condensation algorithm matlab |  JFDTD Powered by Easy Guestbook relocating?prev= search |  AR 3D |  ffmpeg rtsp powered by TPK Guestbook mailer |  拼音库 |  lpc1343 usb bootloader |  libbz2 powered by TPK Guestbook VSTi&ct=clnk?cmd=sign?name |  complete linkage cluster algorithm |  ? Powered By: Article Friendly Ultimate & RK=0 RS=gDamaA3SI |  军棋 单机 |  license plate recognition using java?cmd=sign |  human model opengl& sa=U& ei=eKvwULqYH67BiQeh5YCoCA&am |  dsr protocol for manet implementing in ns2 |  dfu stm32f103 Designer: PHPLD Templates Submit Article o |  nas server |  eigenvalue delphi |  基于Verilog的卷积编码 |  MS08 067 Exploit |  atmega32 digital watch program&prev= search?q= enter |  RSA SHA1 signature c powered by TPK Guestbook Variety&ct |  handwritten kannada ocr |  Cadence ?? |  game theory matlab |  speech recogntion |  hmm dtw |  aforge MJPEG |  ? Powered By: Article Friendly Ultimate RK=0 RS=fajc5IHEKkV |  proposed system for image retrieval using genetic algorithm |  detection of smoke in picture |  anti keylogger |  curvelet matlab code?cmd=sign |  chat room |  internet lock?cmd=sign?mop=AddEntry&op=modload&name=Guestb h |  DXF loader powered by TPK Guestbook shaded?mop=AddEntry&op |  ECC Java Code |  asp 鍙戝竷绯荤粺 in |  mfc List ?mop=AddEntry&name=1 hit 133 href= s hit&op=modload |  CC2530 ADXL345 Powered by: Maian Guestbook Karoo&ct=clnk?c |  android mouse wifi |  GMER Ultimate Guestbook Version 11 sq?ct=clnk |  UArtGeneralHwDefs?mop=AddEntry&name=G hit 10 href&op=modload |  FiGBmHwTpGNZueU |  ABC?name= hit 27 href= s 0 STM32F100 TrueStadio Ultimate? |  stm32 zigbee Powered by: Maian Guestbook release?name=hit |  Sonet vhdl code |  MPOE Ultimate Guestbook Version?action=sign and |  s 6 guestbook asp inurl:asp?action=sign moose& ct=clnk |  MVC 图书管理 jsp |  s 5 GUESTBOOK asp inurl:asp?amp ct=clnk |  h264 rtp parser |  编程 |  s 12 GUESTBOOK asp inurl:asp? ct=clnk&action=sign moose |  agilent 34401a rs232 Ultimate Guestbook Version incoming? |  GUESTBOOK asp inurl:asp?action=sign moose& ct |  s 7 GUESTBOOK asp inurl:asp?amp ct=clnk |  GUESTBOOK asp inurl:asp?amp ct=clnk |  comment box inurl: edu guestbook discriminate& amp h c |  matlab code for mosfet?mop=AddEntry&name=Guestbo&op=modload |  matlab code for fingerprint detectiondetection?mop=AddEntry& |  cfo MIMO OFDM matlab code |  JN5148 jennic i2c |  1D FDTD MUR ABC inurl: edu guestbook chain&hl=zh TW |  face recognition with neuro fuzzy matlab code |  laser scanner 3d using opencv |  ANFIS mobile robot |  l6470 inurl: edu guestbook rail&hl=zh TW&ct=clnk?mop=AddEntr |  ATMEGA LM75 powered by TPK Guestbook uncheck?ct=clnk?mop=A |  imreconstruct |  LCP 1768 GPIO?mop=AddEntry&op=modload&name=h hit 1 href= s 0 |  apb to ahb convert |  adio wifi |  matlab coding for rough set theory |  CVSD PCM Designed by One Way Links Add Article tribe A=0?tbs |  cs 341modeler(sp02) |  idocscript?mop=AddEntry&name=G hit 8 href hit 2 h&op=modload |  hook NtQuerySystemInformation?mop=AddEntry&name=G&op=modload |  lorentzian matlab code |  markov random field denoise filter |  mupdf pdf reader |  find min |  wifi SCANNER IPHONE |  淇¢亾 鍒嗛厤 |  shortest Hamiltonian path |  ????? Powered By: Article Friendly Ultimate ????? RK=0??mop |  FastIca algorithm matlab code for face detection |  matlab code for FIREFLY algorithm?mop=AddEntry&op=modload&na |  Matlab code for submatrix |  wifi 娴嬭瘯搴旂敤绋嬪簭 |  hc sr04 with 8051 ? zb path=test? |  graph connex |  Foerstner corner detection |  矩阵组成的乘法 |  uvc h264 webcam c920 |  Matlab Code for Full Search Block Motion Estimation |  4DyuchiGX?mop=AddEntry&name=Guestboo hit 18 hit 1&op=modload |  dxf 杞瑂hp?cmd=sign |  blueZ 绉绘 |  閺勫墽銇?gif 閹貉傛 |