Sponsored links

Top Source Codes

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Rs232 using vhdl

Disign RS232 controller using vhdl on Altera DE2. This is a serial module which is useful for embed systems....
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

Ebcdic v.1.0

Component that converts strings ASCII for EbcdIC and EbcdIC for ASCII....
  Component        Delphi     

car racing_vhdl

This code is a car racing program in vhdl which is developed using xilinx spatan 3e board. This code is developed on the EDK platform, It has following modules 1. Buttons_4bit 2. Clock Generator 3. Debug module EDK is a emebedded development kit plaform from xili...
  Embeded      VHDL     

Hot Search Keywords


    Sponsored links
1006817124 |  DE2 board |  6410 裸机 Powered by Easy Guestbook ddys&ct= |  2?mop=AddEntry&op=modload&name=hit hit 1 href= s 0 t hit 5 |  plane sprite j2me?mop=AddEntry&op=modload&name=guestbook hit |  MIMO system |  optimal power flow pso |  BFS DFS A 娑 Powered by Easy Guestbook Hal?name=guest h h |  decoding GRIB FILES |  8051 STEPPER MOTOR CONTROLLER PROTEUS SIMULATION |  dsr Castalia Designed by: PHPLD Your Site Submit Article |  OV3640 camera?mop=AddEntry&op=modload&name=guestbook h hit 1 |  ? Powered By: Article Friendly Ultimate?cmd=sign?mop=AddEntr |  LM3S FLASH |  Nichestack TCP IP Using Article Directory plugin sb |  jack en poy assembly language |  jsp sqlserver 信息供求发布系统 |  matlab codes ant colony optimizati |  task scheduling using ant colony optimization |  vb ant colony optimization to get short path vbulletin forum |  myhdl?cmd=sign |  radar svm |  delay compensation |  ????????? Ultimate Guestbook Version |  power flow simulink |  ?mop=AddEntry&name=Gue hit 1347 href= hit 2 href&op=modload |  simulated annealing for optimal power flow using matlab |  vhdl code for receiver in uart |  matlab code for mimo transmit power Vs capacity?mop=AddEntry |  jQuery EasyUI struts?mop=AddEntry&op=modload&name=Guestb hi |  LCCRYPT?mop=AddEntry&name=G hit 19 h hit 35 hit 1&op=modload |  ant colony optimization for biometrics |  formula for cepstrum in C |  bee colony optimization PID?mop=AddEntry&op=modload&name=G |  Metal Slug Powered by Easy Guestbook reiterated?mop=AddEnt |  Metal Slug Powered by Easy Guestbook reiterated |  hsv quantization 18 3 3 bins |  MATLAB浼樺寲绋嬪簭 |  webqq鐧诲綍鍗忚?mop=AddEntry&op=modload&name=G hit h |  power flow fuzzy |  ecg 特征 |  最小二乘支持向量机的MATLAB仿真的例子 |  基于内容图像检索 |  ultra sound detection |  color conversion from RGB TO CMYK in MATLAB?name=Gu hit 6 hr |  ant colony optimization c code?op=modload&name=Guestbook&fil |  vb ant colony optimization to get short path?mop=AddEntry&op |  a level set method for intensity inhomogeniety |  linear interpolation coding in VHDL?cmd=sign |  ant colony optimization for watermarking |  sc16is752 linux驱动 |  image Pattern Matching matlab |  fast decoupled power flow solution with c |  tapi vb6?mop=AddEntry&op=modload&name=Guestb hit 848 hit 2 |  ant colony optimization example |  sift ? |  NXP stb225 |  毓 Powered By: Article Friendly Ultimate 毓?mop=A&prev= s |  ant colony optimization algorithm code for tsp |  i2s transmitter xilinx?mop=AddEntry&op=modload&name=Guestb h |  MANET extensions to ns2 |  24c16 proteus |  optimal polygon decomposition |  ???? opencv camshift |  optimal location and sizing of distributed generation |  code openCV with c |  OPTIMUM POWER FLOW |  algoritma aditif wavelet coding using matlab |  he aac matlab |  matlab ant colony optimization scheduling RK=0 |  TCP SYN scan winpcap Powered by Easy Guestbook succeeds&ct |  simple clustering code using ginput in matlab |  ECC 8bit powered by TPK Guestbook Flooding in?cmd=sign?m |  inverse log |  totp?mop=AddEntry&op=modload&name=Gu hit 25 href= hit 2 hre |  opnet simulation umts?mop=AddEntry&op=modload&name=G hit 6 h |  Joint Demosaicing and Subpixel Based Down Sampling for Bayer |  unified power flow controler upfc connected to a transmissi |  find?ct?m&polynomial roots MGB OpenSource Guestbook strict |  departmental store management system with java code |  eige powered by Simple Machines exception register |  I Q “powered by Simple Machines” mineral ?mop=AddEntry |  Water Jug Problem in lisp |  matlab short term hydrothermal scheduling problem |  MC CDMA Powered by Advanced Guestbook?name=Guestboo hit 351 |  edge detection using ANT colony optimization |  optimal power flow using bacterial foraging |  virtual mouse using hand gesture recognition |  AR浜鸿劯搴撲笅杞 |  MFC带图片进度条 |  surf 3D重建 |  snow slide Powered by Easy Guestbook ainsi?name=gue h hit |  IWO绠楁硶 |  目标 特征提取 |  RC5 codec |  autokey cipher |  aglet mobile agent e commerce source code |  voxel cpp |  opengl source code for n queens problem |  iec 104 simulator |