Sponsored links

Top Source Codes

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-Free and running well....
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

FreeModbus study notes

FreeModbus study notes A profile of FreeModbus, FreeMODBUS Austria written By Modbus Protocol. It is an embedded application of a Free (Free) generic MODBUS Protocol in mind. Modbus is an industrial manufacturing environment for the adoption of a common Tweet. Modbus communication protocol stack...
  Embeded        C     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

FreeRTOSExample

Using the FreeRTOS Real Time Kernel-A Practical Guide Opened book presents numerous examples - the source code file along with project files that can be opened and built from within the Free Open Watcom IDE. The resultant executables can then be executed either within a Windows command termina...
  Embeded        C     

Some examples of Freeimage

I am studying Freeimage, calls to Freeimage written with VS2005 instance Test image display, image conversion, image compression and decompression interface...
  Image Processing        C++     

Hot Search Keywords


    Sponsored links
BP算法MATLAB |  SCM?mop=AddEntry&op=modload&name=guestbook hit 2 |  at91sam7 iap= Powered by: Maian Guestbook 511 |  MPOE Ultimate Guestbook Version?action=sign? s |  High Frequency Measurements and Noise in Electronic Circuits |  particle filter PHD?mop=AddEntry&name=Guestb hit&op=modload |  tutorial game biliard |  mont carlo |  CT image lung cancer detection matlab |  at91sam7 iap= Powered by: Maian Guestbook 511?cmd=sign |  Embedded Design with the PIC18F452 microcontroller book |  61400?mop=AddEntry&op=modload&name=Guestbook&file=index |  61580中文手册 |  61499?cmd=sign |  library management system research proposal |  traffic light controller verilog code |  SPSS17 ARIMA&amp sa=U&amp ei=EcYJUe7zIcfhtQbS14C4Aw% |  dragon curve opengl |  omnet kad Member Login to Submit Article babble&ct=clnk |  JUKD 764 |  winfrom 打印 |  broadcomm enter word verification in box below guestbook?c |  delphi internet cafe |  stm32 lwip enc28j60 |  y4m to yuv video?mop=AddEntry&op=modload&name=guestbook hit  |  ?mop=AddEntry&op=modload&name=guestbook hit 2 hit 2 href= |  y4m to yuv video |  tutorial intelligent networks |  Linux c 生产者消费者问题 |  total least squares |  汉明窗 c语言?cmd=sign |  汉明码 matlab |  单片机读取PAL |  y4m to yuv video?cmd=sign |  mouling enter word verification in box below guestbook?n?m |  CC2500 and atmega8 Powered by: Maian Guestbook distinct&ct |  ?? PHP Link Directory Submit Article ??? ctf= rdr?mop=Ad |  汉明窗 c语言?name=hit 4 href= s 0 % hit 1 href= s 0 |  AMBE 2020 vocoder c Rate this Article : Current : inaugura |  Due donne x un uomo 3?mop=AddEntry&op=modload&name=Guest h h |  ? enter word verification in box below guestbook |  ARMROBOT Powered by Advanced Guestbook Powered |  ansys apdl example enter |  汉明码的编码?mop=AddEntry&op=modload&name=Guestbook hi |  ?cmd=sign |  devicenet Add Article PHP Link Directory ب RK=0 RS=rjcO |  中国象棋单机版 |  汉明码的编码?name=Guest hit 24 hre hit 43 hit 1 href= |  汉明码 |  image encryption usinglogistic map&amp sa=U&amp ei=gLexT X2D |  ybcomm?mop=AddEntry&name=hi hit 1 href hit hit 7&op=modload |  tutorial protel 99SE pdf?cmd=sign |  USSD center intitle: Powered by UCenter Home once |  HarwDisk powered by Fireboard cabbage patch RS=^ADA9zTWK9pUY |  griffiths jim beamformer matlab?mop=AddEntry&op=modload&name |  vndl kit pro |  stm32 i2c slave |  griffiths jim beamformer matlab?cmd=sign |  griffiths jim beamformer matlab |  汉字 c 点阵 |  汉字 hex |  ybcomm&prev= search?q= designed?mop=AddEntry&op=modload&name |  汉宁�?低通滤波器 |  ybcomm&prev= search?q= add |  ybcomm |  tutorial for ns2 simulator |  direct power control by simulink |  邻接表 |  闁哄牄鍔戦埞鍧?sa=U&ei% |  Nlib NURBS Powered by: Maian Guestbook represents&ct=clnk |  lee filter matlab?mop=AddEntry&op=modload&name=Guestbook&fil |  vns optimization |  Web Framework?mop=AddEntry&op=modload&name=Guestb h hit 1 hr |  eurotic enter word verification in box below guestbook?nam |  qga image opt |  eurotic enter word verification in box below guestbook |  usb joystick vb |  汉字 笔顺 |  Online Hospital management |  body feature سثيةثىفشفهخى |  idocscript RS=^ADAGnWEXbsZd8yJ5pRwv8t8Oj2yCI4?mop=AddEntry&o |  ybasic |  yb240128|4 |  eurotic enter word verification in box below guestbook?op |  GUI Powered by: php Link Directory Submit Article rare |  yb1602 |  音频处理 界面 matlab |  idocscript RS=^ADAGnWEXbsZd8yJ5pRwv8t8Oj2yCI4?cmd=sign |  6环 |  51单片机的 功能强大的库函数 |  idocscript RS=^ADAGnWEXbsZd8yJ5pRwv8t8Oj2yCI4 |  Winform 文件管理 |  matlab text extraction from image using edge detection |  6自由度 逆运算 |  滚球法 |  tf idf code |  MANCHESTER DECODER zeroboard?id=OrnamenCrew |  pid tuning using pso for dc motor?cmd=sign |  ThreadTimer Designed by: PHPLD Your Site Submit Article R |