Sponsored links

Top Source Codes

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

vhdl code for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA vhdl code

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Rs232 using vhdl

Disign RS232 controller using vhdl on Altera DE2. This is a serial module which is useful for embed systems....
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. code original containing syste...
  vhdl      VHDL     

vhdl code for counter

Here is the code for counter in vhdl. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Radix-8 Booth Encoded Modulo

vhdl code for Radix-8 Booth Encoded Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

vhdl code for multiplexer

vhdl program for multiplexer we can write 4:1 mux also like this its very simple code for beginers to understand...
  vhdl      VHDL     

ADC vhdl code

Using VHDI Dispaly character. shows a simulation of a properly working implementation of LCD controller hardware. This simulation demonstrates the way the disparate state machines work together. As the initialization sequence finishes, the command states of the main state machine begin....
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl code for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
计数器 CPLD |  opencv ?mop=AddEntry&name=G hit hit 10 href= hit&op=modload |  split and merge for image segmentation in c |  Evtx Parser Powered by Easy Guestbook thefts?cmd=sign?mode |  rx12864 powered by TPK Guestbook the?cmd=sign |  ARM 11 |  RGB565 to RGB888 Powered by Easy Guestbook designation?cmd |  RTX51 C8051F |  leach m |  Zkem sdk for biometric Designed by One Way Links Add Arti |  first and follow set in compiler?mop=AddEntry?op=modload&nam |  四元式 |  led 骞冲彴椹卞姩 |  gy 80 |  dynamic background subtraction matlab?cmd=sign |  4312 |  support vector regression java? sa=u& ei=c9fat xrdo2ai |  loan risk?mop=AddEntry&op=modload&name=G hit 4 h hit 6 href |  round robin simulation?mop=AddEntry&op=modload&name=Guestbo |  exe2pas Powered by Jcow ~tempt?ct=clnk&tbs=qdr:y |  Library system using linked list |  rc5 stm32F4 Designed by: PHPLD Your Site Add Article tribe&t |  解调 verilog |  hebbian algorithm neural network |  background subtraction in video sequence |  c# ticket booking ?mop=AddEntry&op=modload&name=Gue hit 482 |  图像消失点 matlab |  Delay Ms stm32 Send a guest post M&ct=clnk |  B2c 商城?file=index&mop=AddEntry&name=Guestbook&op=modload |  stl标准库源码 powered by |  clear style remove style |  Evtx Parser Powered by Easy Guestbook thefts?name= hit&pre |  background subtraction C#?mop=AddEntry&name=Guest&op=modload |  s 12 GUESTBOOK asp inurl:asp?cmd=sign |  gray model and 0=1 |  background subtraction for n number of frames |  graphedit rtp source c# |  最大流打鸟 Powered |  Evtx Parser Powered by Easy Guestbook thefts |  fuzzy intensity |  GRID 控制 |  WTA(winner take all) guestbook |  linux AT91sam9260 |  particle filter object tracking?mop=AddEntry&name&op=modload |  VGA nexys 3?mop=AddEntry&op=modload&name=Guestbook&file=inde |  3LAYERS C |  rowsing enter |  rtcm?mop=AddEntry&op=modload&name=hit 7 href= s 0 hit 7 hit |  Metal Slug Powered by Easy Guestbook reiterated?ct=cln?cmd |  simulation in c for lru page replacement |  first and follow set in compiler?mop=AddEntry&op=modload&nam |  speaker interfacing using pic16f877a microcontroller |  Random network |  matlab code for dynamic time wrapping for speech signal RK=0 |  JFDTD Powered by Easy Guestbook relocating ?action=addentr |  sapce Delaunay triangulation |  c 使用webservice |  卧式储油罐与罐容表标定 class=l onmousedown= retu |  member |  3d face recgnition |  LSPC decoding source code C |  QQ2812开发板 |  library proteus mcp2551?cmd=sign?cmd=sign |  Java 2 |  gps boost::asio |  RichEdit delphi |  vc 试题 |  FPCV |  online student |  rgb2ycbcr verilog?mop=AddEntry&op=modload&name=Guestboo hit |  partial shape matching |  library proteus mcp2551?cmd=sign |  OCMJ8X15D Powered by Easy Guestbook ainsi?name=Guestb hit |  ?? DIRECTORY SCRIPT BY PHP LINK DIRECTORY S RK=0 RS=v3JzKWG |  student admis |  OCMJ8X15D Powered by Easy Guestbook ainsi |  matlab traffic light code |  CH340 sample |  iso1443?mop=AddEntry&name=Gues hit 5 hit hit 40&op=modload |  max846a?mop=AddEntry&op=modload&name=G hit hit 8 href= s 0 |  student grading system?mop=AddEntry&name=Guestboo&op=modload |  Taxpayer and Student Loan Business?mop=AddEntry&op=modload&n |  student admission system in php?new message=1 |  matlab qpsk |  student marksheet in php?mop=AddEntry&op=modload&n |  school management information system php RK=0 |  Yallcast Powered by SNS Jcow weld &ct=clnk RK=0 RS=WytH5ozF |  student mark |  在窗体上绘制笑脸?mop=AddEntry&op=modload&name=Guestb |  snow slide Powered by Easy Guestbook ainsi?name=Gues h hit |  xcode 发牌 Ultimate Guestbook Version may?mop=AddEntry& |  fourier & builder |  fractional ranking Using Article Directory plugin balloon& |  fractional ranking using article directory plugin balloon? |  RGB565 to RGB888 Powered by Easy Guestbook designation |  celp with c6713 |  黑曜 |  algorithm for deletion operation in one dimensional array |  fractional ranking Using Article Directory plugin balloon |  Unified Diffie Hellman DH2 |