Sponsored links

Top Source Codes

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

vhdl code for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA vhdl code

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. code original containing syste...
  vhdl      VHDL     

vhdl code for counter

Here is the code for counter in vhdl. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Radix-8 Booth Encoded Modulo

vhdl code for Radix-8 Booth Encoded Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

vhdl code for multiplexer

vhdl program for multiplexer we can write 4:1 mux also like this its very simple code for beginers to understand...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl code for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file vhdl code

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
multibyte bcd subtraction Powered by Advanced Guestbook &as |  MSE与MATLAB |  鏁版嵁鍖呭彂閫?winpcap |  RQ二维码 |  获取鼠标坐标 |  鍩轰簬OpenGL鐨勯洦婊存按娉笁缁翠豢鐪? |  dbf读写 |  图像采集控件 |  装了Winsock |  新安江模型 |  ssh案例 |  VS1003???MP3 |  JPEG图象压缩 |  视频存储 |  altium nxp powered by advanced guestbook thinly |  xoj1109 |  STM32 F103 USB |  DIPUUM 2 |  多客户端的网络通信 |  stc 12le5a60s2 Designer: PHPLD Templates Submit Article?c |  OSG 地形加载 account index 1 |  RABIN CRYPTOSYSTEM PHP Link Directory Submit Article pro |  提取纹理特征向量 |  文件存储空间管理 |  VC TIF ???mop=AddEntry&op=modload&name=Guestboo h hit |  window程序启动画面 |  smoothening |  排课代码 |  dw2xls pbl pb6|4 |  ice stun turn powered by advanced guestbook dialogue?ct% |  servo motor control using codevision |  企业人事管理系统(c ) |  工业控制代码库 |  门机 |  机床仿真 |  51uCOS |  孤立子程序 |  铜线 |  图像处理jpeg |  快速沃希变换 |  cview 绘图 |  LPC21 proteus keil |  集合的并交和差 |  布林 |  简单管理系统 |  SUKAM 16F72 INVERTER |  nexys 3 fpga motor controls |  realtek alc562 |  sacco management system |  TDOA localization |  modf in c# Designer: PHPLD Templates Submit Article degr?mop |  grapcut Designed by: PHPLD Your Site Add Article fixed&c |  cpld xc9572 dtmf Powered by Advanced Guestbook?sa=U&e?cmd=s |  cpld xc9572 dtmf Powered by Advanced Guestbook Result:? |  delphi tapi?mop=AddEntry&op=modload&name=Guestbo?mop=AddEntr |  lwip udp client Advanced Guestbook footprints eyelid&ct=cl |  贪吃蛇LCD |  cpld xc9572 dtmf Powered by Advanced Guestbook?amp sa=U&amp |  多点跳传 |  mt56xx driver android phone >mt56xx driver android phone< |  Program Sensor TCS230 TCS3200 |  banknote recognizing using matlab |  sequence searching algorithm code |  浮点计算公式 vc |  fuzzy logic washing machine C |  SHA 256 matlab |  PYTHON CANOPEN |  android vnc server |  图书管理系统 rose 图 |  rc522 asm Designer: Free PHPLD Templates Add Article res |  VC根据时间创建目录 |  C51串行通信 |  Piecewise contrast stretching |  catalytic MCS matlab to C converter |  cordic divider |  gain scheduling PID matlab |  lpc2378 ucos uctcpip |  watson watt algorithm Ultimate Guestbook Version wattage& |  背景差分法中背景模型的生成方法 |  ADRC自抗扰动控制 |  hamming in labview “Powered by BlogEngine” |  rijndael brute force Powered by: Maian Guestbook fancy?mop |  giao ti岷縫 m谩y t铆nh asm |  VME bus interface in verilog?mop=AddEntry&name=Gu&op=modload |  directx 9 skybox Powered by: Maian Guestbook New&tbs=qdr:w |  全排列組合 |  深海声信道 |  sqlite mergebin powered by TPK Guestbook unify?ct=clnk |  基于VB的最短路径 |  vc 获取 本地 dns getdns |  AT91RM9200外设ID |  pmsm 28335 |  IDEA加解密的设计与实现 |  VNC winCE RFB Powered by Easy Guestbook Blake&ct=clnk?cmd= |  hamming in labview “Powered by BlogEngine” ~hotel?mop=A |  正交波形设计 |  飞机躲避子弹的小游戏 |  probe 算法 |  字库 Thai |  chart activex |