Sponsored links

Top Source Codes

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

Soda machine vending machine

vending machine based on spartan6 prepared from digital design with computer architecture project. Mobile Information Engineering College of Zhongshan University curriculum practice, this code can provide a reference for everyone. This source press input, four seven-segment decoder display current a...
  verilog      Verilog     

vhdl code for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA vhdl code

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. code original containing syste...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

vhdl code for counter

Here is the code for counter in vhdl. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Radix-8 Booth Encoded Modulo

vhdl code for Radix-8 Booth Encoded Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

ADC vhdl code

Using VHDI Dispaly character. shows a simulation of a properly working implementation of LCD controller hardware. This simulation demonstrates the way the disparate state machines work together. As the initialization sequence finishes, the command states of the main state machine begin....
  vhdl      VHDL     

vhdl code for multiplexer

vhdl program for multiplexer we can write 4:1 mux also like this its very simple code for beginers to understand...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl code for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file vhdl code

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
相似度检测系统 |  12c5a 单片��?pwm |  51单片机模拟SPI通讯 |  ??5k enter word verification in box below guestbook?mo RK= |  gps gprs protocol enter?cmd=sign |  gps gprs keil |  fem plastic palte RS=^ADA2a TqHKR8vCxlhdQvUPTM1yPBC0 |  gps gprs dvr |  MySql 嵌入 delphi |  FFT correlation |  normalized cut algorithms |  how to connecet the bluetooth device with c# windows form |  convert bmp to byte array c |  sunplus spca1520 inurl: edu guestbook infrared?mop=AddEntry& |  BIDE Closed sequential pattern mining |  收费外挂 Powered by Advanced Guestbook?cmd=sign |  transformers bot shots codes |  UML Books |  RLE code for image compression Ultimate Guestbook Version |  RMI shopping application?name=Gues hit 614 href=?op=modload |  partial Contrast Stretching codes matlab |  PIC16 休眠 |  successive over relaxation C powered by icebb thee&tbs%3 |  successive over relaxation solution to 2D poisson |  ? Powered By: Article Friendly Ultimate RK=0 RS=0rvVTtGg mu |  successive shortest path?mop=AddEntry&op=modload&name=G hit |  Digital Midea Player |  lftp?? |  stn1110 source Powered by Easy Guestbook mostly?name=G?cmd |  tsp nearest neighbor |  stn1110 source Powered by Easy Guestbook mostly?name=Gue h |  RK2738?name=hit 11 hit 40 href= s 0 cazac sequence in ofdm |  opencv finger count mouse |  stn1110 source Powered by Easy Guestbook mostly?name=Guest |  ofdm 澶氬緞 |  RK2738?mop=AddEntry&name=G hit 16 hre hit 4 href&op=modload |  fuzzy filter for noise removal code |  Vegajtag?name=Guestbook?mop=AddEntry&op=modload&name=Guestb |  code |  4 bIT LCD PROGRAMMING?mop=AddEntry&op=modload&name=G hit 11 |  chase camera |  ALG DES MAC8 ISO9797 M2 |  AFMM Inpainting Designed by One Way Links Add Article ef |  ?prize enter word verification in box below guestbook?mop= |  ?vga? ultimate guestbook version?mode=register |  ?ve |  RGJMAT Powered by Advanced Guestbook heater?name=G hit 10 |  VC读取游戏手柄按键 |  chartDirector ? MGB OpenSource Guestbook snippet?mop=Ad?c |  gPROMS simulated moving |  FKAttend dll Designed by: PHPLD Your Site Add Article%2 |  ehlib Powered by Advanced Guestbook Russian?cmd=sign%3 |  自绘列表控件 |  TVN DELETEITEM DeleteAllItems |  MPOE Ultimate Guestbook Version?action=sign Powered b |  ps3cc921 Ultimate Guestbook Version class=l onmousedown= |  RK2738?cmd=sign |  RK261X SDK ? zb path=test? sa=U& ei=w1hhUazvC8qF4AT |  RK261X SDK ? zb path=test?&amp sa=U&amp ei=zFhhUaLUCYuQ4gT |  axi key Powered by: Maian Guestbook represents&ct=clnk |  freescale& cmd=sign Powered by PHPLD Submit Article RK=0 |  pq5 ssd3 Template By Free PHPLD Templates Submit Article |  gps gold code matlab |  gps gold |  gps gga rmc �? |  papr reduction in ofdm through SLM |  galerkin fem |  mikroc code for writting in registers using spi function?mod |  transformer GA |  task manage |  training of feedforward neural network in matlab |  RICS |  RIL driver |  transfer object j2ee |  RK261X SDK ? zb path=test?&amp sa=U&amp ei=iFhhUbj0KeeA4gT |  com port 62c9 类库 |  spotnkq |  secure hash code algorithm |  cD rom rulph chassaing& sa=U& ei=r12iUbe6Au x0 |  雷达成像技术与模式识别 |  successive over relaxation in c |  雷达成像仿真 |  stn1110 source Powered by Easy Guestbook mostly?name%2 |  ranksvm?name=Gu hit 2 href= s 0 Z hit 6 href= s 0 stm32f42 |  online university admission management system in php class= |  ############A Software Defined GPS and Galileo Receiver |  鐐瑰钩婊?VC |  grid environment by using gridsim |  4 QAM transmitter by matlab |  4 array element of the LMS and RLS Beamforming Algorithm |  4 anatenna MIMO |  tuning pid fuzzy AG matlab |  G723 PJSIP?cmd=sign |  鍥剧墖鍒囨崲 |  CUDA MPEG2 encoder |  鐐瑰埌闈㈣窛绂?杩唬 |  PIC16?????RS232?? |  鍒嗗舰 MATLAB绋嬪簭 |  shift register 2 dimensional array in vhdl |  F56bduTP Designed by: PHPLD Your Site Add Article fi RK= |