Sponsored links

Top Source Codes

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

Soda machine vending machine

vending machine based on spartan6 prepared from digital design with computer architecture project. Mobile Information Engineering College of Zhongshan University curriculum practice, this code can provide a reference for everyone. This source press input, four seven-segment decoder display current a...
  verilog      Verilog     

vhdl code for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA vhdl code

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. code original containing syste...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

vhdl code for counter

Here is the code for counter in vhdl. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Radix-8 Booth Encoded Modulo

vhdl code for Radix-8 Booth Encoded Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

ADC vhdl code

Using VHDI Dispaly character. shows a simulation of a properly working implementation of LCD controller hardware. This simulation demonstrates the way the disparate state machines work together. As the initialization sequence finishes, the command states of the main state machine begin....
  vhdl      VHDL     

vhdl code for multiplexer

vhdl program for multiplexer we can write 4:1 mux also like this its very simple code for beginers to understand...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl code for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file vhdl code

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
SERVO MOTOR PWM?mop=AddEntry&op=modload&name=hit 52 href= |  hand detection recognition opencv |  贝叶斯学习算法源码 |  car showroom vb6 project |  leach wsn ns2 MGB OpenSource Guestbook shi?ct=clnk RS=^ADA |  RGB888 RGB565 bmp |  leach wsn ns2 Powered by Advanced Guestbook?cmd=sign |  leach wsn ns2 Member Login to Submit Article perm?ct=c?mop |  ? Powered by Advanced Guestbook=?action=add |  A8 GSM |  VRML tic tac toe?mode=register&agreed=true&iscanyesno=yeswec |  opencv traffic sign detection |  project code for blood bank management system |  MATLAB Simulink for Digital Communication Won Young Yang Y |  noise margin in 6T SRAM |  16路工业继电器 |  LaTeX 中文 |  opengl模型 香烟烟丝飘动 |  ? ctf= rdr T&? PHP Link Directory Submit Article ??&prev |  make a rectangular shape using two functions in C |  harmony search algorithm |  linbus application hc08 |  Mac地址、IP地址、硬盘序列号 |  neon FFT |  英语单词分析 |  压缩 matlab Powered by Jcow dc member signup?mop=AddEntry? |  audio steganography using java |  leach wsn ns2 | | | leach |  stopwatch atmega |  strip LINE?mop=AddEntry&name=hit 3 hit 9 href=&op=modload |  leach wsn ns2?mop=AddEntry&op=modload&name=hit 16 href= s |  exercices qcm matlab word |  modscan64|4 Designed by: PHPLD Your Site Add Article ~?p |  leach wsn ns2 MGB OpenSource Guestbook loan&ct=clnk |  GIS Panorama |  nonlinear adaptive filter matlab codes |  cvx kalman DIRECTORY SCRIPT BY PHP LINK DIRECTORY Submit |  MIPS simulator 5 stage pipeline |  labview LM3S8962 |  multilayer perceptron back propagation learning |  leach wsn ns2?mop=AddEntry&op=modload&name=Guestbook&file=in |  leach wsn ns2?mop=AddEntry&op=modload&name=Guestbook hit 13 |  ps3cc921 Ultimate Guestbook Version?ag&mode=register?cmd=s |  nhdta 047 |  simulation of TDM using matlab |  numerical recipes in basic |  leach wsn ns2?mop=AddEntry&name=Guestb hit 17 hi &op=modload |  TLD Multi target?mop=AddEntry&op=modload&name=guestbook h h |  Gomory–Hu tree |  stm32=tft |  INVENTORY MANAGEMENT VB NET?cmd=sign |  kolmogorov sinai entropy |  二进小波边缘检测 |  1955767695IP Powered By: Article Friendly Ultimate exponen |  VC G code |  image compression Visual basic |  fanuc focas Powered by Easy Guestbook tax free?cmd=sign |  mpoe ultimate guestbook version?name=Guestb h hit 1?m |  Non preemptive multitasking notes?cmd=sign |  三位捕捉?name=Guestboo hit 29 href= s 0 licence PLS To |  head detection omega shape |  Sinusoidal pwm inverter |  enhanced MELP vocoder?mop=AddEntry&op=modload&name=Guestboo |  celp fixed point |  wifi TDLS Skinned by: Web Design Directory Add Article r |  ftl flash |  ?? PHP Link Directory Submit Article ??&? RK=0 RS=zJgWkgsv |  Modbus TCP slave |  viewmember?member=DonnieWak |  pbdecompile Ultimate Guestbook Version?action=sign ctf=? |  pbdecompile Ultimate Guestbook Version?action=sign ctf= |  Sound Burst |  rzbQSWKlbq |  fft using butterfly structure using verilog |  SVM code in c |  matlab采集语音信号 |  circuits at89c51 seven segment clock |  fly m140 |  TCP IP stack Verilog Powered by: Maian Guestbook governo?n |  dlprinter powered by: php link directory add article 鍥 |  MP4 demux |  Game Hook enter word verification in box below guestbook | |  D SNR “powered by Simple Machines” pest |  HANDWRITTEN ALPHABETS RECOGNITION SYSTEM USING NEURAL NETWOR |  mosift?cmd=sign |  BM3D algorithm |  SUNPLUS 8202R STK TOOL |  4 ask modulation using matlab |  aigo firmware |  NASA VOF3D Designer: PHPLD Templates Submit Article maxi |  fiber bragg grating matlab code |  ? Powered By: Article Friendly Ultimate ?&ct=clnk?cmd=sign?m |  ? Powered By: Article Friendly Ultimate ??mop% RS=^ADARWl9BP |  IMAGE CLASSIFICATION KNN?mop=AddEntry&op=modload&name=Guestb |  genetic algorithm code matlab?mop=AddEntry&op=modload&name=G |  image matlab AES enc dec grayscal |  ANDROID sms autoresponder |  localization grey |  WistionDVR powered by TPK Guestbook walk?name=Gu hit? hit |  mp3 hard disk |