Sponsored links

Top Source Codes

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

Soda machine vending machine

vending machine based on spartan6 prepared from digital design with computer architecture project. Mobile Information Engineering College of Zhongshan University curriculum practice, this code can provide a reference for everyone. This source press input, four seven-segment decoder display current a...
  verilog      Verilog     

vhdl code for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA vhdl code

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. code original containing syste...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

vhdl code for counter

Here is the code for counter in vhdl. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

Radix-8 Booth Encoded Modulo

vhdl code for Radix-8 Booth Encoded Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

vhdl code for multiplexer

vhdl program for multiplexer we can write 4:1 mux also like this its very simple code for beginers to understand...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl code for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file vhdl code

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
ABC成绩 Powered by Advanced Guestbook Powere?cmd=sign&pr |  MPOE Ultimate Guestbook Version?action=sign and 1=2?amp |  公交TV |  stack dg ar |  least squares 3d surface matching |  QbBhiovRFAcdx |  Object Removal by Exemplar Based Inpainting opencv?cmd=sign |  ?? PHP Link Directory Submit Article ???q=?? PHP |  完整网页源代码 |  bubble sort in opengl |  add url s 0 Internet Socket Ne |  OPENGL Human modeling MGB OpenSource Guestbook MUST&prev=? |  s 0 matlab Powered by Burning Book location Powered by Bu |  fuzzy ahp MGB OpenSource Guestbook Texas?mop=AddEntry&op= |  英文日历 |  sift Csharp |  matlab relative orientation |  CSharp |  ?? Powered by Burning Book Trademark&ct%?name= |  ?? PHP Link Directory Submit Article ??&? RK=0 RS=75NV4lOn |  ? Powered by Advanced Guestbook Powered by A?mop=Add RK=0 |  lpc1114 Powered by Advanced Guestbook?cmd=sign |  红外16键发射程序 |  UCGUI ENGLISH MANUAL |  MD5 hash |  HarwDisk powered by Fireboard cabbage patch RK=0 RS=DE Z?cmd |  JFDTD Powered by Easy Guestbook relocating?name=h hit 19 |  OPENGL Human modeling MGB OpenSource Guestbook MUST&prev= |  a5s Powered By: Article Friendly Ultimate compilateur |  OPENGL Human modeling MGB OpenSource Guestbook MUST&ct=cln |  fuzzy ahp MGB OpenSource Guestbook Texas?name=guestbook h |  a head detector |  高频信号发生器 |  to discriminate 128 different EOG states |  Logitech Webcam C920 |  AMBE 2020 vocoder c Ultimate Guestbook Version nutrition& |  hamming in labview “Powered by BlogEngine” ~fish |  2051 ?name=Gue hit 1157 href= s 0 s 6 guestbook asp in |  TE7753 |  远程诊断中心 |  fuzzy ahp MGB OpenSource Guestbook Texas?cmd=sign |  ?cmd=sign |  STM32f103 sd card?1344554797|4 |  verilog source code for memory testing |  Online Bill Payment System |  Matlab |  Aprioriall Designer: PHPLD Templates Add Article t?c RK= |  JFDTD Powered by Easy Guestbook relocating |  delphi CPU info |  AMBE 2020 vocoder c Powered by: Maian Guestbook nutrition& |  stn1110 source Powered by Easy Guestbook mostly?amp prev&p |  draw 3D delphi Powered by Burning Book tape&ct=clnk |  dspic 30f i2c |  ARTIFICIAL BEE COLONY abc |  四元式 Using Article Directory plugin RK=0 RS=W5kaS3Xl5Q |  dhcp ecos Powered by Burning Book genuinely?name=G hit 10 |  matlab 积分方程 |  ????????? Ultimate Guestbook Version RK=0 RS=u89H6b9zGYaz5 |  excel addin Using Article Directory plugin ? tbs=qdr?cmd=&pr |  fuzzy ahp MGB OpenSource Guestbook Texas |  删除被双击的文件 |  cc2540 spi |  s 7 guestbook php enter word?mop=AddEntry&op=modload&name=G |  路径搜索算法 |  地铁建设问题 |  GDI 仪表 |  OPENGL Human modeling MGB OpenSource Guestbook MUST?prev= |  USSD center intitle: Powered by UCenter Home once |  Array Stack Ultimate Guestbook Version nutrition&ct=clnk |  ultrasonic sensor lpc2148 c code powered by TPK Guestbook |  matlab 有向图 |  HID CARD |  altera 以太网 |  drowing rectangle algorithm with opengl |  ntfs spec Powered by Burning Book fashionable?name=Gu hit |  mimo的空时分组码 |  supply chain management project |  five card poker |  matalb procedures for genetic algorithm |  vcl40 dcp delphi allintext shoes article scanner&ct=clnk |  eye DETECTION opencv android |  opengl Load 3DS powered by TPK Guestbook redouble&ct=clnk |  5588 |  brownien motion maximum path |  人人批量加好友 |  MFC宁︽湁婊氩姩鏉 殑PICTURE鎺т欢鏄剧ず锲剧 |  DSP指令系统开发工具与编程 |  单片机监测频率 |  鍙峝ns鍔寔 |  模拟一个飞机降落的程序 |  语音teager能量程序 |  jxta文件共享系统 |  c语言 预处理 |  VB升级 |  NT75451 lcd |  网络内容安全过滤 |  多目标车间作业调度源程序 |  单件模式 |  电子调音 |  多普勒雷达测距 |