Sponsored links

Top Source Codes

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

vhdl I2C model

--------------------------------------------------------------------------- --------------------------------------------------------------------------- -- --  Copyright (C) 2004 Free model Foundry; http://www.FreemodelFoundry.com/ -- --  This program is free software; you can redistri...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

vhdl obtaining quadrature

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; library proc_common_v3_00_a; use proc_common_v3_00_a.proc_common_pkg.all; Library UNISIM; use UNISIM.vcomponents.all; --------------------------------------------------------------------...
  signal Processing      VHDL     

Financia_lmodeling_with_Crystal_Ball_and_Excel

Accumulate.xls AKGolf.xls Analytic.xls AppendixA.xls AsianCall.xls AsianCallVarReduction.xls AssetOrNothingCall.xls BatchFit.xls BermuPut.xls Bernoulli.xls Binomial.xls BullSpread.xls CLT.xls CorrelatedGBM.x...
  File        VB     

Hot Search Keywords


    Sponsored links
%2?name=Guestbook hit 8?mop=AddEntry?mop=Add |  SMPPSim Powered by Advanced Guestbook?mop=AddEntry&op |  HarwDisk powered by Fireboard cabbage patch RK=0 RS=h5?mop=A |  unstopable process |  XINO DES |  antenna array simulation in matlab |  spreadsheet vcl excel |  scicos |  sp 短信平台 |  cl6017 |  reason |  SiRF prima TT442?mop=AddEntry&name=Gue hit 2 hit&op=modload |  Scalable Video Coding RK=0 RS=UPa1Qb15DJUbm9PRMOzb0jz6Dgw |  6410 uart write |  ddos C# Powered by: Maian Guestbook had&tbs=qdr:w&ct=cln?m |  SUKAM 16F72 INVERTER |  serial communication in OPENCV |  Efficient Computing of Range Aggregates against Uncertain Lo |  i2s dac?mop=AddEntry&name=G hit 13 href= s 0 hy&op=modload |  WinSock 多线程 Sign the Guestbook: mult RS=^ADA6tgesIHgFp |  ica 资料库 |  &#27603 Powered By: Article Friendly Ultimate &#2 |  8 BOX |  sm2 openssl Powered by: php Link Directory Add Article?cm |  位 bit?mop=AddEntry&op=modload&name=hit 1 href= s 0 vid |  ? Powered By: Article Friendly Ultimate ?&ct%3 RK=0 RS=4 9I7 |  code for one way hashing |  K L算法 |  ic615 安装?prev= search |  生成星座图matlab |  ? Powered By: Article Friendly Ultimate |  opencv hierarchical clustering?mop=AddEntry&name=&op=modload |  modscan64|4 Designed by: PHPLD Your Site Add Article ~?p |  活佛济公 tagmd5 : f099c98d |  RCS Radar powered by TPK Guestbook Balloon&ct=clnk?s |  DESKTOP RECORDER |  ? Powered By: Article Friendly Ultimate ??mop=AddEntry? |  lwip ftp server |  ? dns ? |  audio tda7318 pic16f877?mop=AddEntry&op=modload&name=hit 26 |  Luby Transform Code matlab |  gabor 灏忔尝 |  labview LM3S8962 |  raw?? bmp?mop=AddEntry&name=hit 7 href= s 0 M&op=modload |  java calculator |  ? Powered By: Article Friendly Ultimate & RK=0 RS= TAbt2Ulo |  dma controller using vhdl ppt pdf?mop=AddEntry&op=modloa |  jsp服务器的搭建 |  hx8353 |  tank android |  xcode source code Powered by Advanced Guestbook Result%3 |  cellular automaton pedestrian |  picture?mop=AddEntry&op=modload&name=guestbook hit h hit 65 |  unitary space |  ? Powered by Advanced Guestbook=?action=add RS=^ADAAE5P6BE |  flex 购物车 |  ssd5 certification practicaal |  standalone pv charge |  pppoe 8051?cmd=sign&prev= search?q= Powered by Burning Book |  同位檢查 |  pic16f628a remote control mikroc?mop=AddEntry&op=modload&nam |  cofdm Powered by Advanced Guestbook Powered |  RNDIS Gadget|2 |  OPC SRV |  ESCPOS Sample forVC8281 |  jsp中调用存储过程 |  can?????mop=AddEntry&op=modload&name=Guestbook&file= |  Feng rtsp Template By Free PHPLD Templates Add Article p |  bitmap process |  face recognition using neural networks |  rx12864 powered by TPK Guestbook the?cmd=sign s< a |  jQuery EasyUI datagrid&prev= search?q=Template |  yuvtorgb565 Powered by Advanced Guestbook command |  pgib |  CSharp short path algorithm |  EP2C70F896 |  Webcam using DirectShow RK=0 RS=QW4Wl1O3jTQT4 mcHYnX8bf0I7Y |  ? Powered By: Article Friendly Ultimate RK=0 RS=nCBpbdlbkIJ |  Nlib NURBS Powered by: Maian Guestbook represents&ct=clnk? |  assa外挂 powered by TPK Guestbook immunity?c?cmd=sign?na |  stereo modefilt |  xnxx enter word verification in box below guestbook enter |  rls qrd |  radix 64 |  邮政 |  STM32S103 powered by TPK Guestbook Price:?mop=AddEntry&op= |  dms d705 |  74hc595 spice |  fmmod with awgn |  IIS ?? VB?name=Guestbook |  rtsp for VC?mop=AddEntry&name=Guestbook h hit 182&op=modload |  couture powered by : article friendly dynamic&ct=cln?mop=A |  FKAttend dll Designed by: PHPLD Your Site Add Article fi |  flexgrid c |  STM32S103 powered by TPK Guestbook Price:?ct=clnk |  draw 3D delphi Powered by: Maian Guestbook time?tbs=qdr:w? |  fs98o24 |  assembly code for master modbus tru |  assembly language hani |  Multiphase level set Powered by: Maian Guestbook POV?cmd=s |