Sponsored links

Top Source Codes

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

vhdl frequency meter

Using the frequency meter vhdl write and modules divided into clear, basic principles for the detection of pulse signals in the life cycle of a gate frequency, use the four-segment digital tube display...
  vhdl      VHDL     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Rs232 using vhdl

Disign RS232 controller using vhdl on Altera DE2. This is a serial module which is useful for embed systems....
  vhdl      VHDL     

Write vhdl code for 4 x 1 multiplexer using following methods (1) If-else statement (2) Case statement (3) With statement

Write vhdl code for 4 x 1 multiplexer using following methods (1) If-else statement (2) Case statement (3) With statement...
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

vhdl I2C model

--------------------------------------------------------------------------- --------------------------------------------------------------------------- -- --  Copyright (C) 2004 Free model Foundry; http://www.FreemodelFoundry.com/ -- --  This program is free software; you can redistri...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

ddr3 sdram controller

This is the verilog code for ddr3 SDRAM controller. Welcome to download and use. Thank you for your support!!!...
  verilog      Verilog     

Hot Search Keywords


    Sponsored links
christof wehner |  HHT变换 Powered by: Maian Guestbook myself:?cmd=sign |  Go Back N 编程?mop=AddEntry&name=G hit hit 32 h&op=modload |  CXIMAGE库 |  absensi dengan java |  digital electronics objective questions and answer |  TTS Delphi7?cmd=sign |  自动升级 |  Clibusb powered by TPK Guestbook the?ct=v988551=sign |  Collect |  89s52 lcd 16x2 4bit Powered by Advanced Guestbook parse |  ZTE MF620?mop=AddEntry&name=Guest h hit h hit 1&op=modload |  cvFitEllipse2 DIRECTORY SCRIPT BY PHP LINK DIRECTORY Subm |  noip ddns?mop=AddEntry&name=Gu hit hit 223 hit 24&op=modload |  Delphi 外挂 |  UCGUI WIN |  TinyOS源码 |  EMD Rilling |  FDSP toolbox functions |  DELTA MODULATION AND DEMODULATION USING MATLAB?cmd=sign |  camera EKEN002?mop=AddEntry&op=modload&name=Gue hit 38? hit |  DirectX SDK |  cyclic code as reduce papr in ofdm?mop=AddEntry&n&op=modload |  HT9032 sample code?mop=AddEntry&op=modload&name=Guestbo hit? |  aodv and dsdv in ns2?mop=AddEntry&op=modload&name=Guestb hit |  single hop localization tinyos |  XE2 hook |  keylogger android Ultimate?cmd=sign?cmd=sign |  H mine powered by TPK Guestbook din&ct=clnk?cmd=sign?mop=A |  EVC 美化 enter word verification in box below?mop=AddEntr |  OMNET AODV |  ??????? Ultimate Guestbook Version and char?mop=AddEntry? |  MPOE Ultimate Guestbook Version?cmd=sign?name=Guestb |  c socket json?mop=AddEntry&op=modload&name=Guestb hit 1 h |  EIH MODELING MATLAB |  AR人脸库下载?mop=AddEntry&op=modload&name=Guestb hit 10 |  nk landscape matlab |  NAOqi Ultimate Guestbook Version?cmd=sign?name=Guestbook |  89c51 asm converter |  MPOE Ultimate Guestbook Version?cmd=sign?name=Guestbook h |  cp2112 |  verilog palindrome detector |  Spacek 边�? Designer: Free PHPLD Templates |  online tender management system project |  openssl iocp |  Camera interfacing |  MPC03 LH drivers?mop=AddEntry&name=Guestbook hit&op=modload |  STM32 NFC Using Article Directory plugin eclipse?ct=clnk?c |  denoise cuda |  ar6005 Powered by Advanced Guestbook Powered?cmd=sign |  dorigo TSP ACO |  OpenGL超级宝典 源码 |  print picture dos |  IARP opnet |  MIL STD 1553 BUS CONTROLLER using FPGA |  ponit set |  DXFtoXYZ |  algorithm DES |  窄带噪声?mop=AddEntry&name=guestbook hit h hi&op=modload |  CONVERTNG JPEG TO RGB VERLOG CODES |  C 保 存 dos命 令 的 返 ࢯ?mop=AddEntry&op=modload&na |  dalal triggs |  Runge kutta verner |  DNS Query Flood |  holtek asm |  GDIndicator&prev= search?q= Designer: |  cvFitEllipse2 Ultimate Guestbook Version may?cmd=sign?cmd |  mcp2515 canopen pic?mop=AddEntry&name=Guestbook h&op=modload |  fem magnetostatic |  ssd2 exam2 msq Powered by: Maian Guestbook Sharpeners?ct=c |  Y08 04 by noble |  FreeRTOS eBook LPC17xx Cortex M3 Edition |  npActivexPlugin Powered By: Article Friendly Ultimate ex?m |  arduino ch376 |  fisher LDA?mop=AddEntry&op=modload&name=Guestbook&file=index |  SUPPLATELib TLB Powered by Advanced Guestbook mutating?ct= |  e Mail sync |  amibroker?mop=AddEntry&op=modload&name=Gu hit hit 12317 hre |  branch and bound tsp c 13Bugz |  c18 74hc595 |  NRF24L01 UART?mop=AddEntry&op=modload&name=Gues hit hit 11 |  straight line opencv?mop=AddEntry&name=G hit hit&op=modload |  progisp?file=index&mop=AddEntry&name=Guestbook&op=modload |  2D interpolation using wiener filter |  aes on STM32 |  tromino c?mop=AddEntry&op=modload&name=Guestbook hit 27 href |  weka?FP Growth |  mp4split |  pacman in turbo c |  smslib rxtx |  A software for doing phonetics ” |  CRM客户管理 php |  libbz2 powered by TPK Guestbook VSTi&ct=clnk?cmd=sign |  PSO ns2 |  6675 c51 |  lpc1788 PCB?name=Guestboo hit 154 hit 428 href= s 0 zernik |  stc 89c51 7f |  hmc829?file=index&mop=AddEntry&name=Guestbook&op=modload&pre |  YM1602C |  DS2762 |