Sponsored links

Top Source Codes

DESIGN AND IMPLEMENTATION OF DIFFERENT multiplierS using VHDL

multipliers are key components of many high performance systems such as FIR filters,  microprocessors, digital signal processors, etc. A system’s performance is generally  determined by the performance of the multiplier because the multiplier is generally the  slowest clement in...
  vhdl      VHDL     

VEDIC multiplier using PROPOSED 4 BIT ADDER-(URDHVA TIRYAKBHYAM)

VEDIC multiplier TAKES LESS TIME TO PERFORM THE MULTIPLICATION OPERATON using THE URDHVA TIRYAKBHYAM ALGORITHM FROM THE VEDAS.THIS SOURCE CODE IS A 4 X 4 VEDIC multiplier using PROPOSED 4 BIT ADDER...
  verilog      Verilog     

radar signals analysis and processing using matlab

radar signals analysis and processing using matlab. this is the matlab codes for the book of radar signals analysis and processing using matlab...
  Matlab        Matlab     

3. Analog-to-Digital conversions using Vcc as a voltage reference

Ultimately, my goal with this chip is to sample some voltages and then relay that information to a computer (via the UART, which we now have running) and an LCD display. Now that the chip can talk to a computer we can start experimenting with the analog-to-digital converter. For experim...
  CSharp        C     

LTE 3GPP channel modeling using matlab

LTE 3GPP channel modeling using matlab. Generates the correlated tap coefficients of the MIMO tapped delay line % model to be used during one iteration of the main loop. The function % performs a double interpolation, first in the fading vector domain, % to collect the fading samples corres...
  Communication        Matlab     

PCA Based Face Recognition System using ORL Database

This package implements a well-known PCA-based face recognition method, which is called 'Eigenface'. The program is easy to use. Furthermore, a sample Project file 'ProjectPCA.m' is added that demonstrate how to use, ORL training and test database is also included to show Performance comparison for...
  Matlab        Matlab     

two-wheels balancing robot controller using LQR method

LQR control method to achieve the balancing robot balancing effect analysis of Q-value to determine   best contribute to the k-value. Requires three angle control for balancing robot, robot body angle, wheel forward, horizontally transmitted and control end through the three corners to achieve...
  Matlab        Matlab     

Designing of Bit serial type Galois Field GF(2m) multiplier

In this era, cryptography is used for secure transmission of data. Several methods are present which can be used in cryptography. But most fascinating method is finite field theory[1]. As finite field is having the capability to store and handle the data efficiently. Property of binary finite fi...
  Crypt_Decrypt algrithms      Verilog     

wallace multiplier trees for 4:2

hi code very nice runing and simulation.  new multiplier block using m:3 (4≤m≤10)counters has been presented in this paper, and the inner structure of all compressors has been illustrated in detail. Furthermore, it is even faster and more efficient (Considering PDP)...
  vhdl      VHDL     

FPGA Implementation of high speed 8-bit Vedic multiplier

This paper describes the implementation of an 8-bit Vedic multiplier enhanced in terms of propagation delay when  compared with conventional multiplier like array multiplier, Braun multiplier, modified booth multiplier and Wallace  tree multiplier...
  verilog      Verilog     

hardware specialist

hardware specialist Detecting CPU memory hardware, and more hardware devices detected...
  硬件专家        Visual C++     

hardware Sales and management System

hardware Sales and management System” is a stock maintenance or management process and inventory  keeping of type data processing application, done by software named Purchase And Sales System used by  retailers that sell product to their customer.” A high volume of...
  Other        VB     

HIGH SPEED URDHAVA multiplier

A high speed processor depends greatly on the multiplier as it is one of the key hardware blocks in most digital signal processing systems as well as in general processors. This project presents a high speed 8x8 bit Vedic multiplier architecture which is quite different from the Conventional method...
  vhdl      VHDL     

DESIGN OF 2X2 BIT VEDIC multiplier

IN THIS PROJECT ANCIENT VEDIC MATHEMATICS IS USED FOR THE MULTIPLICATION OPERATION.THE multiplier MAINLY USED IN  DIGITAL SIGNAL PROCESSORS,CRYPTOGRAPHIC ALGORITHM. URTHVA TRIYAGBHYAM  sutra IS USED FOR IMPLEMENTATION. UT IS SAID TO BE VERTICAL AND CROSSWISE MULTIPLICATION....
  verilog      Verilog     

verilog code for vedic multiplier

This is the source code for 8x8 vedic multiplier is designed by ancient vedic mathematics. It contains 16 sutra in that urdhva tiryagbhyam suytra is used. For the addition operation full adder is used ....
  verilog      Verilog     

low power reversible logic multiplier 8X8

In this study a novel reversible multiplier is presented. Reversible logic can play a significant role in computer domain. This logic can be applied in quantum computing, optical computing processing, DNA computing, and nanotechnology. One condition for reversibility of a computable model is that...
  vhdl      VHDL     

Vedic multipliers for High Speed Low Power Operations

multiplier  design  is  always  a  challenging  task; how  many  ever  novel  designs  are  proposed,  the  user  needs demands much more optimized ones. Vedic mathematics is world renowned  for  its  algorithm...
  Document        PDF     

Low power fir filter using low power multiplier and adders

This paper presents the methods to reduce dynamic power consumption of a digital Finite Imppulse Respanse (FIR) filter these methods include low power serial multiplier and serial adder, combinational booth multiplier, shift/add multipliers, folding transformation in linear phase architect...
  vhdl      VHDL     

ECC Cryptography using Verilog

This Program I have developed it for Elliptic Curve Cryptography using HDL language namely Verilog ! hope all the algorithm steeps are included inside it ! enjoy please leave your comment !...
  Algorithm      Verilog     

The implementation of multiplier method optimization algorithms using C++

C++ implementation of multiplier method developed by VC6.0 optimization algorithms, programs to run, and get results. multiplier method is relatively well in constrained optimization algorithm an algorithm that compared it with the penalty function method, avoiding the matrix of morbid situation and...
  Algorithm        C++     

Hot Search Keywords


    Sponsored links
鍏�?鸿�&�&�� |  鍗曠墖鏈篈T89C52鎺у埗pcf8563 zlg7290 涓囧勾鍘? |  矩形函数 |  BSD radix 树 |  xvid RTP |  tetra opnet |  svpwm 3 level simulink |  arduino modbus rtu |  fiber loss attenuation?mop=AddEntry&op=modload&name=guestboo |  TSP problem Using Dynamic programming C code?mop=AddEntry&op |  truly cmos |  51 ds18b20 |  fpga驱动lcdvhdl?mop=AddEntry&op=modload&name=G |  18f4550 cnc?mop=AddEntry&name=guestbook h hit 17&op=modload |  逆波兰表达式求值 |  国际象棋c 源代码 |  ccs FAT |  h264 DM8168 Powered by Advanced Guestbook est?mop=AddEntry |  halcon 相机 |  proteus atmega16 |  CANopen atmel |  nec protocol decoding using pic |  vhdl coding for bloom filter |  write a c program to implement hill cipher method of encry |  MSFLEXGRID CheckBox |  AGanNo2 powered by TPK Guestbook from?cmd=sign&ct=clnk |  microblaze ethernet |  ADLCTRL |  luby transform codes |  mean shift alrogithm simulink |  deficit round robin algorithm |  DCT 2 by 2 |  blowfish in C# |  gps track matlab Powered by Burning Book 442?ct=clnk |  Hide Process vb6 Sign the Guestbook: factorial?name=Guestboo |  chess clock using gizduino |  LTV236WQ Powered by Burning Book Egm?ct=clnk?mop=AddEntry? |  应用matlab计算lamb波的频散曲线,计算群速度?m |  snake cmd |  信道映射 |  c# medical image processing |  simple matlab codes for creating a chess board pattern |  DVB T simulink mpeg 2 |  greenbrower |  automatic meter reading GSM modem?op=modload&name=Guestbook& |  verilog MP3 Ultimate Guestbook Version?name=Gu&op=modload |  ant colony vrp |  电信计费分长途短途C |  NTLEA Powered by: Maian Guestbook thesis?name=hit 15 hi hi |  uc、modbus |  鎶婃枃浠跺鍒跺埌U�?3F |  RedCat NSS |  merge sort assembly |  Hybrid approach for Image Encryption Using SCAN Patterns and |  source code of multilevel thresholding otsu using matlab |  lpc c# |  worldwind 加载dae模型 |  isodata image clustering matlab |  fiber loss attenuation |  source in ebook |  HDMI xilinx DVI |  vc6 draw |  TIC TAC TOE IN EMU8086 |  send sms code using mikroc pic16F877 |  C4FM RK=0 RS=6YHBe7g4cOuHMgcatiwN3a0TAJE?mop=AddEntry&op=mod |  毓 Powered By: Article Friendly Ultimate ? RK=0 RS=F1S |  estpapprox RK=0 RS=FAbovZPFK15LIOj4B0aohEoDjw0 |  单键学习型遥控器 |  codevision enc28j60 Ultimate Ultimate Guestbook Version?c |  eqep 2812 |  diffusion filtering |  DHT11 8051 |  giao ti岷縫 m谩y t铆nh asm |  matlab coding for hexagonal grid |  tdma matlab code |  transportation problem morth west corner |  s 0 segy???? fortran |  Sunplus SPHE1003AT firmware?mop=AddEntry&op=modload&name=Gue |  traffic light asm file |  game theory clustering in matlab?cmd=sign |  sonar DSP tms320c55 |  SPI STM32 程序代码 |  Merkle Hash Tree “powered by Simple Machines” then &ct= |  eye nose and mouth detection in face image |  VC1 in Transport Stream |  Zoran ZR36966ELCG D |  janson |  android lpc3250 |  book?mop=AddEntry&op=modload&name=G hi hit 1 hre hit 2 href= |  protues 1602 DS12032 DS18B20?prev= search |  PN512 spi |  MCX314As示例C源代码 |  servlet3 |  偏微分方程方法 图像分割 matlab |  数码管1 99 |  solution manual pattern classification duda |  DPSCOPE FIRMWARE |  MINI V3 STM32F103RBT6 |  pratel 99 atmel?mop=AddEntry&op=modload&name=Guestbook&file |  乡下来的亲戚 志村玲子 |