Search hybrid window turbo decoder using MAP algorithm using VHDL, 300 result(s) found

FastMAP algorithm

2015-06-29 04:30    By:markbest98      View:71      Download:0

This a simple implementation of FastMAP algorithm. With this snippets you can plot the results such in a multidimensional projection in a bi-dimensional space. This algorithm is really fast because the complexity O(n). In many cases the STRESS is equal or betther than PCA and MDS....

Algorithm Java

Advanced turbo decoder using VHDL

2015-08-06 06:28    By:vamsi      View:27      Download:1

In information theory, turbo codes (originally in French turbocodes) are a class of high-performance forward error correction (FEC) codes developed in 1993, which were the first practical codes to closely approach the channel capacity, a theoretical maximum for the code rate at which reliable commun...

vhdl VHDL

OFDM transciever implementation by using FPGA written inVHDL

2015-07-08 07:46    By:Ugendy      View:35      Download:1

This extension is written to add cognitive radio (CR) capabilities to the Network Simulator-3. It will cover the installation process, the documentation of such an extension and provide examples to get you started. We call this extension module CRE-NS3. This extension provides the basic block...

software VHDL

java MAP using JMAPViewer

2015-08-02 18:15    By:tnM      View:60      Download:1

This is a demo for JMAPViewer, import JMAPViewer will fix independency error. It shows how to use JMAPViewer to show open street MAP in your desktop application!...

Java Development Java

Study on turbo Code decoder and FPGA implementation.

2015-08-28 22:54    By:jerry_zjr      View:80      Download:2

Altera Quartus II software platform completed the decoding of turbo codes based on Log-MAP algorithm for FPGA design and implementation. In turbo yards of FPGA design and achieved part, main for has turbo yards of compiled yards device in the all important module for has design and achieved, such as...

vhdl VHDL

Adder in VHDL

2015-08-18 10:20    By:brahimafernou      View:218      Download:1

This program is an  adder for two floating numbers using VHDL language....

vhdl VHDL

VHDL frequency meter

2015-08-17 12:01    By:aihkoo      View:131      Download:1

using the frequency meter VHDL write and modules divided into clear, basic principles for the detection of pulse signals in the life cycle of a gate frequency, use the four-segment digital tube display...

vhdl VHDL

reconfigurable fir filter VHDL code

2015-09-03 10:46    By:Dwarakanadh      View:240      Download:3

this is an fir filter implementation code for a reconfigurable fir filter design coded in VHDL language...

vhdl VHDL

H264 motion estimation in VHDL

2015-08-31 15:41    By:wzh27      View:107      Download:2

H264 estimation algorithms, VHDL description, detailed Readme document from github. FPGA and SOC can have a try....

Algorithm VHDL

VHDL realization 8051 (full version)

2015-08-09 12:39    By:VOLKAN      View:79      Download:0

VHDL realization 8051 (full version)...

Algorithm VHDL

×

Login CodeForge

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com
×

Sorry, you don't have enough CF coins! ^_^|||

Fast channel (Get CF coins immediately):
10 CF coins (points) for $20.00 USD
22 CF coins (points) for$40.00USD
55 CF coins (points) for$100.00USD
120 CF coins (points) for$200.00USD
Free channel :

Submit your source codes
You could get 1-10 CF coins
More……
×

切换到中文版?

×

Where are you going?

×

Tips

This user hasn't enable blog!
×

Tips

Favorite by Ctrl+D