Sponsored links

Top Source Codes

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

H264 motion estimation in vhdl

H264 estimation algorithms, vhdl description, detailed Readme document from github. FPGA and SOC can have a try....
  Algorithm      VHDL     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

Realization of hitS

A MATLAB program to compute the hitS authority and hub vectors of the above web graph. Print out a copy of program and use the diary feature of MATLAB to record the work for submission....
  Matlab        Matlab     

vhdl obtaining quadrature

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; library proc_common_v3_00_a; use proc_common_v3_00_a.proc_common_pkg.all; Library UNISIM; use UNISIM.vcomponents.all; --------------------------------------------------------------------...
  signal Processing      VHDL     

Hot Search Keywords


    Sponsored links
video compression matlab code |  jsp projects online airline reservation run in netbeans?cmd= |  crc 8 sae J1850 Powered by: Maian Guestbook facilitating&c |  spartan 3 rs232 |  SUKAM 16F72 INVERTER?mop=AddEntry&name=G hit hit&op=modload? |  condition monitoring of induction machine simulink |  crc 8 sae J1850 Powered by: Maian Guestbook facilitating?c |  DXV2 |  SCADA iec60870 5 101 IEC 60870 5 104?1356745272?mop=AddEntry |  voIP RT5350 Designer: Free PHPLD Templates Add Article&p |  compiler process |  mcbpsk |  sequential Monte Carlo method PF for Joint Detection and Tra |  graph JM Powered by Discuz! X mess&ct=clnk |  ricker pulse Powered by Burning Book ?name=Guestbo hit 4 h |  aes in nutshell |  AT89S52 with 74LS138 |  HartSl |  FEC Convolutional |  s 0 lib ecc PHP Link Directory Submit Article ???c RK=0 RK |  Linux programming |  improved watershed and GVF snake |  stn1170 OBD?mop=AddEntry&name=G hit 1 hit hit 4 &op=modload |  DICOM SDK Powered by: Maian Guestbook carpeting&ct=clnk?mo |  ?? Designed by One Way Links Add Article?prev= search?mop |  ST7528 library?mop=AddEntry&op=modload&name=Gues h hit 1 hr |  vcd store jsp?f&mop=AddEntry&name=Guestb hi hit 1&op=modload |  s 0 LQR simulink model MGB OpenSource Guestbook financiall |  richardson extrapolation |  rda 1846 S MGB OpenSource Guestbook loan?name=Guest h h hi |  business portal?file=&mop=AddEntry&name=Guestbook&op=modload |  BPM bascom enter word verification in box below guestbook |  涓娄綅链鸿蒋锟斤拷 |  Range?mop=AddEntry&op=modload&name=Guestb hit 511 h hit hit |  fuzzy artnetwork |  Dspic inverter Powered by: Maian Guestbook completing?mop= |  Dspic inverter Powered by: Maian Guestbook completing?cmd= |  Dspic inverter Powered by: Maian Guestbook completing |  LaTeX 中文 |  SLOTTED ALOHA PROTOCOL?mop=AddEntry&name=Gu hit h&op=modload |  RCS Radar powered by TPK Guestbook Balloon powered by TPK |  graph gdi |  购物车系统 jsp inurl: e *!30000AnD* SuBsTrInG VeRs |  USSD center intitle: Powered by UCenter Home once?ct=clnk RK |  image recognition with windows forms application c |  RECORD REPLAY MOUSE?cmd=sign?name=Guestboo hit 5 href= s 0 |  ripemd 160 |  vc 托盘 inurl: edu guestbook discriminate?mop=AddEntry&op= |  %2525252525252525252?name=Guestbook hit 8?cmd=sign |  视觉追踪 |  sta013 powered by advanced guestbook weigh |  ?mop=AddEntry&op=modload&name=Guestb hit 12 hit 8 href= s |  dxsounds |  FUTo rootkit Designer: Free PHPLD Templates Add Article R |  stop word removal from text file |  codebook generation matlab?name=Guestbook |  ????????? Ultimate Guestbook Version |  ?cmd=sign |  stock screener?mop=AddEntry&op=modload&name=Guestb hit 35 hr |  MULTI TONE GENERATOR?mop=AddEntry&op=modload&name=Guestb hit |  Category Groups Management |  modified aodv for blackhole attack in ns2 |  GUESTBOOK asp inurl:as p?mop=AddEntry&op=modload&name=G hit |  RegisterServiceCtrlHandler RS=^ADA4htjXszGVukXJGCGCWSOX1uxWZ |  PARAFAC DOA Designed by One Way Links Submit Article nay?p |  Radar Keystone Transform RK=0 |  socket ??? ?? C# |  ucos III inurl: edu guestbook prior& hl=zh TW |  qt wifi “powered by Simple Machines” disconnec |  android jni uart Designed by One Way Links Submit Article |  stm32 usb cdc Ultimate Powered by: Maian Guestbook skip?m |  s 14 matlab code for k mean clustering for mri image brain h |  Tight Binding程序 powered by TPK Guestbook c |  guestbook asp inurl:asp?mop=AddEntry&op= 1 &name=Guestbo?cmd |  多目标 pso matlab |  snmp indy delphi?mop=AddEntry&op=modload&name=Guestboo hit h |  mp4 muxer powered by TPK Guestbook Wiz?mop=AddEntry?op=mod |  C PLL |  SD 卡 SD 模式 |  rfm23bp?name=G hit 13 href hit hit 1 href= s 0 unblur ima |  LM3S FLASH |  Stitch! ~Zutto Saikō no Tomodachi~ 25 Stitch Chocolate |  单相全桥逆变?mop=AddEntry&op=modload&name=Guestbo hit |  ship 图形图像 |  GGrid |  rgb 2 bayer RS=^ADAqBvfFRulLQOHXll3XbrerdNtHI8?name=hit 10 h |  simulink ?mop=AddEntry&name=hit hit 7583 href=&op=modload |  si4703?mop=AddEntry&op=modload&name=hit 16 href= hit 5 href |  soft movMF Designed by: PHPLD Your Site Add Article merg |  digital audio broadcast simulink |  online shopping project in html RK=0 RS=bZWyW1RmUYdjXKVbaWG0 |  scheduler silverlight?mop=AddEntry&op=modload&name=Guestb hi |  OBD bluetooth |  HarwDisk powered by Fireboard cabbage patch RK=0 RS=Miny ?ac |  JustinIO Powered by PHPLD Add Article أرم%2 RK=0 |  matlab lvdt?mop=AddEntry&name=Gu hit 87 href=? hi&op=modload |  TFT LCD 9325 |  实时 C |  Power spectral density simulink?cmd=sign?name=Gu hit 53 hre |  ADC SOURCE CODE IN VHDL |