Sponsored links

Top Source Codes

Adder in vhdl

This program is an  adder for two floating numbers using vhdl language....
  vhdl      VHDL     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with sunOs, solaris, and Linux binaries. source code (C++) included)....
  vhdl        C     

Rs232 using vhdl

Disign Rs232 controller using vhdl on Altera DE2. This is a serial module which is useful for embed systems....
  vhdl      VHDL     

vhdl frequency meter

Using the frequency meter vhdl write and modules divided into clear, basic principles for the detection of pulse signals in the life cycle of a gate frequency, use the four-segment digital tube display...
  vhdl      VHDL     

Write vhdl code for 4 x 1 multiplexer using following methods (1) If-else statement (2) Case statement (3) With statement

Write vhdl code for 4 x 1 multiplexer using following methods (1) If-else statement (2) Case statement (3) With statement...
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPsK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CvhdlAsDAsDADAsD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

Hot Search Keywords


    Sponsored links
phase cosded |  arabic characters |  Inventory Management System Project In Vb  |  閻啿娅?stw濠ф劗鐖??cmd=sign |  RichEdit98 For delphi 7 |  閻啿娅?stw濠ф劗鐖? |  Kalman filter gps accelerometer?mop=AddEntry&op=modload&name |  Remote Control?mop=AddEntry&op=modload&name=guestbook hit 30 |  Rocchio Relevance Filtering?cmd=sign |  NEC? Skinned by: Web Design Directory Add Article?prev= s |  gSpan C |  three level multilevel inverter svpwm dspic |  liver backscattered signal wavelet inurl: edu guestbook deco |  criminisi Designer: PHPLD Templates Submit Article |  JSP Web shell powered by TPK Guestbook riffs&ct=clnk |  ad5933 labview?file=i&mop=AddEntry&name=Guestbook&op=modload |  Rocchio Relevance Filtering?mop=AddEntry&op=modload&name=Gue |  three level multilevel inverter svpwm dspic?cmd=sign |  fracture mechanics |  profibus protocol stack |  itextsharp for php |  Color Correction Matrix |  Qt barcode Code128 |  proteus AD9833 Powered by: Maian Guestbook Delhi&ct=clnk?c |  ????500 Powered by Advanced Guestbook |  modbus asm pic Powered by Advanced Guestbook Powered&sa=U? |  modbus asm pic Powered by Advanced Guestbook Powered&sa=U |  rdpproxy Designer: PHPLD Templates Submit Article vote?t |  proteus lm3229 powered by advanced guestbook bilingual?cm |  ramer douglas peucker |  mpu 6050 verilog?mop=AddEntry&name=Guestbo hit&op=modload |  SDN |  mifare plus Ultimate?mop=AddEntry&op=modload&name=Guestbo h |  belief propagation 绠楁硶 鍙俊浼犳挱 缃俊浼 |  6410 ov7670 Skinned by: Web Design Directory Add Article |  gray to color scale converstion |  nrf24l01 codevision Ultimate?name=Guestbook?name=hit 3 hit& |  modbus asm pic Powered by Advanced Guestbook Powered?sa=U |  spreadtrum mobile tool |  Monogram x264 |  window绯荤粺缂栫▼ |  c# audio record |  optical fiber communications by gerd keiser solution manual |  cisual c metal slug |  lm75 proteus powered by advanced guestbook bilingual |  ACR122U Scripting Tool |  Thesis for Masters Level in Computer Science |  double guard intrusion detection in multitier web applicatio |  dsk c6713 |  dht11 proteus powered by TPK Guestbook Doping&ct=clnk |  computational complexity |  cyclostationary toolbox |  proteus t6963c lm3229 powered by TPK Guestbook walk |  omnet book for dummies |  bandelet toolbox Peyre |  InstallRootEnumeratedDriver?act=register?act=register |  efg fortran |  fatfs ucos |  1389de and 25fl016 tool stk |  mpu 6050 gy 521 |  Detail Preserving Anisotropic Diffusion DPAD speckle matlab? |  stm32f4 adc Ultimate |  Detail Preserving Anisotropic Diffusion DPAD speckle matlab |  CSharp?mop=AddEntry&op=modload&name=guestbook hi h hi hi hit |  TCL code for AES used in NS2 |  conversion y4m to yuv video |  BEWLEY LATTICE DIAGRAM Powered by: Maian Guestbook cable?c |  matlab code for weather forecasting using neural network |  recurrent neural network matlab |  chair in openGL enter |  A Personalized Ontology Model for Web Information Gathering |  ??? enter word verification in box below guestbook |  VC ? Powered by Advanced Guestbook Powered by Ad |  matlab code for time delay estimation using correlation func |  sacgm 1001 v4 0 7 powered by Simple Machines “power |  conversion y4m to yuv video?cmd=sign |  software requirement specification for supermarket managemen |  hough transform in opencv detection of lisence plate?mop=Add |  throughput calculation for AODV protocol in ns2 |  74181 ALU |  ??? enter word verification in box below guestbook?cmd=sig |  反汇编揭秘 第二版 |  cvCanny的源代码?cmd=sign |  Kalman filter gps accelerometer?cmd=sign |  source code for kbc game |  j2me multiplayer games |  JustinIO Powered by PHPLD Add Article RK=0 RS=EOB0mk tuItIG |  MPOE Ultimate Guestbook Version?name=Gues hit 2?mop=A |  grid chaser for 8051 |  serial vt100 |  986 |  vx 670 |  SVM 说话人识别 matlab |  hook exttextout MSN |  8051 C code for receiving SMS from GSM MODEM |  ios p2p “powered by Simple Machines” principle &ct=clnk |  AT89C51 RPM counter circuit diagram |  keylogger with email |  de2 verilog sd card controller?cmd=sign |  AT89C51 RPM counter circuit diagram?cmd=sign |