Sponsored links

Top Source Codes

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with sunOs, solaris, and Linux binaries. source code (C++) included)....
  vhdl        C     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPsK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CvhdlAsDAsDADAsD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

car racing_vhdl

This code is a car racing program in vhdl which is developed using xilinx spatan 3e board. This code is developed on the EDK platform, It has following modules 1. Buttons_4bit 2. Clock Generator 3. Debug module EDK is a emebedded development kit plaform from xili...
  Embeded      VHDL     

H264 motion estimation in vhdl

H264 estimation algorithms, vhdl description, detailed Readme document from github. FPGA and sOC can have a try....
  Algorithm      VHDL     

vhdl sequential circuits

This circuit is a very simple vhdl sequential circuits through which circuit can clearly reactive vhdl timing principle as well as the most basic and simplest method of application,...
  Algorithm      VHDL     

Hot Search Keywords


    Sponsored links
???? Powered by Advanced Guestbook| | | %7?mode=register |  ???? powered by advanced guestbook?sa=u&ei= |  ???? Powered by Advanced Guestbook class=l onmou |  Keeloq 16f628 |  color segmention |  ?? PHP Link Directory Submit Article ??% RS=^ADArlpphGOdUg |  ActiveX tooltip |  conecct modem 3g |  short term load forecasting using ANFIS?cmd=sign |  Communication between PIC18F4550 and RFM42 |  LM3S FLASH |  S3C44b0x DMA |  S3C4510B uClinux 数据传输 |  HAAR feature extraction?mop=AddEntry&op=modload&name=Guestbo |  bankers algorithm |  S3C4510 camera |  STM32f103 STM32f103c8t6 ENC28J60?cmd=sign |  stm32 88w8686 |  steady state heat conduction software two dim* |  cc2540 i2c&amp sa=U&amp ei=9akkUYqKGa3qiQKR4IEo&amp ved=0C |  soap implemented in C to work with ServiceMix |  ???? LLPD |  ???? Powered by Advanced Guestbook?mode=register&ag |  thread |  ???? Powered by Advanced Guestbook?mode=registe RK=0 RS=rpH |  audit log mdb |  appupdater |  mcp4 |  S3C44b0 UCOS ADS |  S3C44BOX ADC转换程序 |  S3C44B0x ucOS keil Powered by Advanced Guestbook gist&ct |  星崎未来灌肠?mop |  bitmap process |  Box Muller?cmd=sign |  mini2440 ucgui MDK |  vhdl coding for Self Organizing Map |  source term udf class=l onmousedown= return rwt this |  oncomm vb6 |  algoritm KMP |  lamport logical clock in c?mop=AddEntry&op=modload&name=gues |  STL 源码剖析 chm |  iso7816 explorer |  enc Torbo 3gpp |  space vector modulation texas instruments c language |  ergogic capacity |  ILI 9341 |  vcl skin delphi 2007 |  Set16F84A |  S3C44B0X rtc lcd |  Serway College Physics 7th Edition Solutions Manual?mop=Ad |  l1 magic |  TMS320X281X DSP原理及C程序开发 |  Session Initiation Protoc |  vlsi front end |  S3C44B0X uart |  SetCurrentUser |  eigen background subtraction |  digital timer in masm?mop=AddEntry&op=modload&name=G hit 23 |  FFT arm9?name=G hit 14 href= s 0 code for critical path me |  离散 低通滤波 |  jpeg2im?cmd=sign |  ASP access?| inurl:asp?action=sign poll&ct=clnk and char 1 |  25txx parllel programer |  labview调用dll文件写预定义 |  Serway College Physics 7th Edition Solutions Manual?cmd=si |  jpeg2im |  Servlet ? |  Servlet?JSP? |  Server2000开发与管理应用实例 |  Server socket |  websphere |  matlab detectsurffeatureS |  source code for tone mapping operators in MATLAB |  minimum statistics method in noise estimation |  高频声纳 |  Windows CE 6 c# |  IAR KEYGEN avr |  gaf protocol implementation |  Telnet Client Designed by: PHPLD Your Site Submit Artic |  Microsoft Speech SDK???? bcb |  matlab code for audio steganography using lsb technique |  zoran veddis 966 |  gauss siedel flow |  rs485 modbus 8051?mop=AddEntry&op=modload&name=G hi hit 523? |  xian |  program to draw dna |  阈值分割 |  闹钟 图形图像 |  闹钟源码 c |  间隙统计 |  Server monitoring |  matlab cdma |  GUESTBOOK asp inurl:asp?action=sign moose&ct=clnk Result: |  turbo equalizer for ds cdma&amp sa=u&amp ei=sodit fjko3q4qtr |  code for GCBAC matlab |  turbo decoder matlab RSC |  nbldpc gf |  SYN protect |  wind power digsilent |  sip rtcp test |