Sponsored links

Top Source Codes

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

H264 motion estimation in vhdl

H264 estimation algorithms, vhdl description, detailed Readme document from github. FPGA and SOC can have a try....
  Algorithm      VHDL     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

vhdl code for adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

Study of Cyclix prefix in OFDM

This project simulates the effects of adding cyclic prefix to a symbol under different channels conditions including AWGN and multipath fading. The plots provide a comparative analysis of these effects....
  Matlab        Matlab     

Hot Search Keywords


    Sponsored links
opencv white balance Member Login to Submit Article pieces?c |  unloper Powered by Advanced Guestbook |  Aprioriall Designer: PHPLD Templates Add Article t RK=0 |  MATLAB寻找最大连通子图?cmd=sign |  ATMEGA LM75 powered by TPK Guestbook uncheck?name=Guestbo |  ProcessImageFileName Powered by Advanced Guestbook Powered |  Carotid Ultimate Guestbook Version Ultimate?cmd=sign?mop= |  GET SELECTED TEXT |  MATLAB寻找最大连通子图 |  MATLAB寻找最大连通子图?mop=AddEntry&op=modload&name= |  hotel reservation management using array and structure in c |  byj 3 e230225 Designed by: PHPLD Your Site Add Article p |  DWT speaker recognition matlabcode |  composite 2d transformations in c |  region growing matlab|4 |  MFC office |  bfs cuda |  business trend?mop=AddEntry&op=modload&name=Gue hit 1 href= |  32 bit divider in verilog?mop=AddEntry&op=modload&name=G hit |  PMSM 弱磁?sa=U&ei=gOGtUZPDLoOhlQWKzICIAg&ved=0 |  prolog 8queen?mop=AddEntry&op=modload&name=guestbook hit h h |  rbf kmeans |  km 2000 复用器 |  Siemens ppi |  mean opinion score |  k means vb6 |  text to speech in jsp “powered by Simple Machines” Best? |  ?mop=AddEntry&op=modload&name=Gue hit 1 href= hit 34 href= |  dlprinter powered by: php link directory add article 鍥 |  pillar k means |  bitmap |  vb6 win killer |  test stationarity matlab |  sql x64 |  ?? PHP Link Directory Submit Article ??&? RK=0 RS=co2KvQUM |  JTAG UART white paper altera verilog |  ?? PHP Link Directory Submit Article ????mop%3 RK=0 RS=c05 |  power spectral density |  winsock hook inject |  VLC RTSP delphi |  web成绩管理 |  s 0 stm8 orcad add article php link directory 禺夭?cmd=s |  ??????? Powered by Advanced Guestbook?mode=regis |  s 0 stm8 orcad add article php link directory 禺夭 |  vhdl2verilog |  thermometer MSP430 |  s 0 stm8 orcad add article php link directory 禺夭?ct=cl |  vhdl implementation FAST BCH DECODER |  ?cmd=sign |  unicode PDU sms |  fuzzy in simulink |  ring0 dll injector 9Dorktest? |  Tristan s Personal Proxy Server |  Footprint Maker for Allegro?bcsi ac 95bb4efa6a1646c8=2106F16 |  小波自适应滤波 |  sudoku qt |  &cat etc passwd& : php Link Directory Add Article |  ucgui 4 04 inurl: edu guestbook decompose&hl=zh TW&ct=clnk |  bicompre Ultimate Guestbook Version genetic&ct=clnk?mop=A |  Texture segmentation using Gabor filters |  MR8 filter bank powered by TPK Guestbook counterpart |  ber comparison of dpsk bpsk qpsk |  PCNN toolbox |  TC77 ArdUino |  stock well transform matlab |  basketball game C coding&sa=U&ei=yYZJUdWzLM6Wrgfr8IHwAg&ve |  threeWay Partition quick sort |  stochastic universal sampling |  Telnet Client Designed by: PHPLD Your Site Add Article%?m |  stm32f4 usb |  nanoPAN 5375 Powered by: php Link Directory Add Article?c |  学生分数 asm |  3d ear feature extraction |  stm32f103 sd card using spi |  STM32 RS485 modbus |  STM32 protel lib |  undefSUNPLUS PATCH |  clock Calendar day month year |  DialDemo4 |  GSM module with PIC microcontroller uisng CCS C |  finger prit compare |  qnx sdio Powered by: php Link Directory Add Article 82? |  pt2258 16F73?mop=AddEntry&op=modload&name=Guestbook&file=ind |  stm32 EFSL |  mfc 鏁版嵁搴? 瀵煎嚭 excel |  speaker identification GMM SVM class=l onmousedown= retur |  ??????? Powered by Advanced Guestbook?mode=regis?mop=AddEntr |  modbus主机 powered by advanced guestbook amb |  at91sam7 iap= Powered by: Maian Guestbook 511?name=hit 5 |  component keypad digit vhdl |  qnx sdio Powered by: php Link Directory Add Article 82 |  sinc FILTER hdl |  slot machine VHDL |  mobile money |  uip udp new |  SIFT Video Stabilization |  ??????? Powered by Advanced Guestbook?mode=regis?cmd=sign |  RTCM3 |  at91sam9g Powered by Advanced Guestbook proportional&ct=cl |  miso mosi |