Sponsored links

Top Source Codes

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Rs232 using vhdl

Disign RS232 controller using vhdl on Altera DE2. This is a serial module which is useful for embed systems....
  vhdl      VHDL     

vhdl frequency meter

Using the frequency meter vhdl write and modules divided into clear, basic principles for the detection of pulse signals in the life cycle of a gate frequency, use the four-segment digital tube display...
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

H264 motion estimation in vhdl

H264 estimation algorithms, vhdl description, detailed Readme document from github. FPGA and SOC can have a try....
  Algorithm      VHDL     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

Hot Search Keywords


    Sponsored links
??stm32 iap?mop=AddEntry&op=modload&name=Gu hit 4 href= |  LL1???FOLLOW???? ???????cmd=sign |  VGA display image |  clockType post increment |  linux 代理程序 |  交互式多模型Matlab |  ssd1286 |  user register?mode=register&agreed=true&iscanyesno=yeswecan? |  VB图像的简单处理 |  handwritten digit recognition using neural networks?cmd=sign |  16X16 RAM in verilog |  rx12864 powered by TPK Guestbook the?cmd=sign s< a?cmd=sig |  parallel line detection zb path SERVER= DOCUMENT ROOT |  vc 组合框 CBN SELCHANGE?cmd=sign |  REGULARAIZATION TECHNIQUE FOR CLOSE CONTOUR SEGMENTATION USI |  vc 多页面 |  MATLAB CODE FOR DIVIDING AN IMAGE INTO SOME BLOCKS | | |  Nagao filter with matlab?mop=AddEntry&name=Guestb&op=modload |  基于Qt的媒体播放器 |  Other |  student registration system in vb |  z80 ENC28J60?cmd=sign |  glcd 12864 bascom MGB OpenSource Guestbook loan |  scrolling led mess |  HarwDisk powered by Fireboard cabbage patch RK=0 RS=?cmd=sig |  sift原理 |  LIBVNC Powered by: Maian Guestbook Reader?cmd=sign?cmd=si |  audio equalizer ocx inurl: edu guestbook decompose?hl=zh TW& |  SPAN WSN MGB OpenSource Guestbook pencilled&ct=clnk?cmd=si |  gur game |  library management system using php and mysql |  LIBVNC Powered by: Maian Guestbook Reader?cmd=sign |  waveout |  C# vad |  walking detection in matlab using neural network |  ppi雷达显示器 |  USSD center intitle: Powered by UCenter Home once?cmd=sign R |  verilog uart rs485 |  vb缁樺埗娴嬩簳鏇茬嚎 |  xgraph in ns2 |  usb audio device |  STM32 SDCARD bootloader?cmd=sign |  automatic seeded region growing |  pic24 rtsp powered by advanced guestbook treaty?ct=cln |  IDska32 ? zb path=test?& sa=U&cognized |  xilinx image processing |  Clibusb powered by TPK Guestbook the&ct=clnk?name=hit hit |  vhdl course |  online quiz mysql php powered by TPK Guestbook built into |  tsp 10 cities?mop=AddEntry&op=modload&name=Guestb hit 14 hit |  359732001129902 Powered by Advanced Guestbook?action=sign?m |  28j60 powered by advanced guestbook interior?cmd=sign?name |  ASP access?| inurl:asp?action=sign poll&ct=cln |  modbus RS485 for hcs08 |  FIFO Page Replacement Algorithms?cmd=sign |  stm32f4 Powered by: Maian Guestbook were?name=Guestboo hit |  s 0 ?mop=AddEntry?op=modload&name=guestbook h h hit 751 hit |  寮傛鐢靛姩鏈?鑷暣瀹? |  WSA socket win32 |  mp3 decoder DM642 |  pareto set Powered by Advanced Guestbook heating&ct=clnk |  DataBase |  UpDyadHi Powered by Advanced Guestbook Result:? |  conjugate Gradient method in C |  android quiz |  iris recognition system matlab code |  tms 470 powered by advanced guestbook interior&ct=clnk?cmd |  online shopping project in html |  ? enter word verification in box below guestbook |  Range???? Powered by Advanced Guestbook Po?cmd=sign?mop=Ad |  fdtd cpml Powered by Advanced Guestbook enforce |  yuv422 to BMP?mop=AddEntry&name=Gue hit 1 href= h&op=modload |  ?cmd=sign |  verilog ds1302 |  ? Ultimate Guestbook Version Ultimate Gu >??mop=AddEntr |  ?? DIRECTORY SCRIPT BY PHP LINK DIRECTORY |  facefindx Powered by Advanced Guestbook Powered by Gaijin |  student admission system in php |  6410 裸机 Powered by Easy Guestbook ddys&c?cmd=sign?cmd= |  Evtx Parser Powered by Easy Guestbook thefts?cmd=sign?cmd= |  Clibusb powered by TPK Guestbook the&ct=clnk?cmd=sign |  bbc1 Powered by Advanced Guestbook?name=Guestb hi hi hit 19 |  cfcard ko |  Affymetrix |  TCP SomeCustomInjectedHeader:injected by wvs |  最短剩余时间?mop=AddEntry&op=modload&name=Guestb hit 5 |  ad5420 |  VHDL SPI Flash |  cordicsoftware engineering?mop=AddEntry&op=modload&name=G hi |  turo coder systemc?mop=AddEntry&op=modload&name=Guestb? hit |  8x8 signed radix 4 Booth multiplier |  28j60 powered by advanced guestbook interior?mop=AddEntry& |  zigzag scan in matlab?cmd=sign |  source code backgammon |  pic24 rtsp powered by advanced guestbook treaty?mop=AddEnt |  QPSK Slicer?name=guestbook hit 1980 href= s 0 voice4web ch |  catches?mop=AddEntry&name=guestbook? hit 18 h hit&op=modload |  毓 Powered By: Article Friendly Ultimate ?name=G hit hi hi |  vc ? sa=U& v?cmd=sign& ei=gZ04UaKDLtKHqQHA0IDQAQ |  parallel interference cancellation in ds cdma |