Sponsored links

Top Source Codes

Basic Utility Class for HSB rgb Color Conversion

Basic HSB to rgb or rgb to HSB Color Conversion Class for MFC C++ Applications. HSL and HSV are the two most common cylindrical-coordinate representations of points in an rgb color model. The two representations rearrange the geometry of rgb in an attempt to be mo...
  Graphics        C++     

Using FPGA verilog HDL simulation class I2C communication

Using FPGA verilog HDL simulation class I2C communication...
  verilog      Verilog     

will. rgb format conversion of images. yuv format images. yuv format image with...

will. rgb format conversion of images. yuv format images. yuv format image with 4:2:0 sampling...
  GDI-Bitmap        Matlab     

color space conversion code, RS right rgb conversion verilog code. YCBCR format...

color space conversion code, RS right rgb conversion verilog code. YCBCR format is ITU601 format....
  3D Graphic        Others     

Complete video streaming ITUR656 standard data format to rgb conversion. Test mo...

Complete video streaming ITUR656 standard data format to rgb conversion. Test module...
  VHDL-FPGA-Verilog        Others     

THE SOURCE REALIZE THE TRANSFORMATION FROM yuv TO rgb...

THE SOURCE REALIZE THE TRANSFORMATION FROM yuv TO rgb...
  VHDL-FPGA-Verilog      VHDL     

rgb ,yuv, YCbCr的定义rgb ,yuv, YCbCr的定义...

rgb ,yuv, YCbCr的定义rgb ,yuv, YCbCr的定义...
  Graph program        C++     

Color space conversion, support for rgb, yuv, HSV, HSL, Lab, Luv, etc. formats.....

Color space conversion, support for rgb, yuv, HSV, HSL, Lab, Luv, etc. formats...
  Special Effects        Matlab     

ALTERA on a number of verilog CCD procedures, both by running unmistakable....

ALTERA on a number of verilog CCD procedures, both by running unmistakable....
  VHDL-FPGA-Verilog        Others     

Altra Inc. bought a Max II EPM1270T144 circuit board, one written in verilog HDL...

Altra Inc. bought a Max II EPM1270T144 circuit board, one written in verilog HDL using the digital controls process-driven, fully available....
  VHDL-FPGA-Verilog      VHDL     

proficient verilogHDL : IC design example explanation of the core technology...

proficient verilogHDL : IC design example explanation of the core technology...
  VHDL-FPGA-Verilog        Others     

verilogHDL courseware, teachers are now using this class...

verilogHDL courseware, teachers are now using this class...
  VHDL-FPGA-Verilog      VHDL     

Design and verification verilog_ examples Hdl classic books, strongly recommend....

Design and verification verilog_ examples Hdl classic books, strongly recommend...
  VHDL-FPGA-Verilog      VHDL     

DDR (double rate) SDRAM controller reference design verilog code, can be directl...

DDR (double rate) SDRAM controller reference design verilog code, can be directly used, very good...
  VHDL-FPGA-Verilog      VHDL     

soft for changing verilog code to c++ code ,c code...

soft for changing verilog code to c++ code ,c code...
  VHDL-FPGA-Verilog        C++     

The experimental results are used to prepare MOSIN6 is achieved verilog HDL lang...

The experimental results are used to prepare MOSIN6 is achieved verilog HDL language. Practice the use of conditional statements to achieve the three sub-frequency timing circuit count experimental purposes: 1. Have conditional statements in the simple timing of the use of modular design 2. Learnin...
  VHDL-FPGA-Verilog        Others     

verilog entry basis, as well as introduce a simple programming, verilog in recen...

verilog entry basis, as well as introduce a simple programming, verilog in recent years the rapid development of a hardware language...
  VHDL-FPGA-Verilog      VHDL     

divider verilog code for multiple sub

divider verilog code for multiple sub-divided into even and odd frequency divider several times with a two verilog source files documentation...
  VHDL-FPGA-Verilog      VHDL     

Clock_Dithering_verilog this is a Clock u_dither, everybody want to make verilog

Clock_Dithering_verilog this is a Clock u_dither, everybody want to make verilog-jitter can refer to....
  VHDL-FPGA-Verilog      VHDL     

the CD

the CD-ROM include "verilog-HDL Practice and Application System Design," a book the whole Examples of these examples were passed certification. After the seventh chapter, a design example is not only verilog-HDL example, the report include VB, VC and other source files, even DLL generator...
  VHDL-FPGA-Verilog        Others     

最新热门源码搜索


    Sponsored links
delphi addon for excel inurl: edu guestbook decompose?hl=zh |  wifidog Powered by Advanced Guestbook parse&ct=clnk |  how to change the url address |  6253 circuit |  Video Capture visual basic |  12 hour SEVEN SEGMENT clock 89c52 1302 |  light propagation matlab Zeroboard&amp sa=U&amp ei=ibSLUa7t |  code openfile |  WINCE Category |  Video Capture C#&sa=U&ei=xFmQUY YMMyFlQWvw4CwAQ&ved=0CB4QF |  Visual C 妫嬬墝绫绘父鎴忕紪绋嬪疄渚? |  cccam client delphi |  video how wifinetwork work |  virtual keyboard vb 6 Powered by Advanced Guestbook softne |  vocenhancer by niit zeroboard?id=byroe& sa=U&am& sa=U |  vs????? |  linux 璇煶瀵硅 |  vhdl vga ? |  freeRTOS mini2440 |  Visual Basic Win32 API |  DIB? |  linux涓嬭棰戦噰闆嗗崱椹卞姩 |  Wbem |  fpga servo |  SDR : software defination radios function |  emv2 |  vc自绘 Powered by Advanced Guestbook feed?action=sign |  optical waves in crystals |  vc 静态文本 |  DEM discrete element method 13Bugztest?? |  FLOATING POINT ADDITION VHDL CODE |  vidio tutorials for c |  s 7 forum php 5 signup |  video chatting in php |  led dotmatrix demo board 7x7 code with proteus |  webcam 4 |  social network site in perl pdf |  ldpc 涓嶇瓑淇濇姢 |  magnifier |  VHDL VGA gpu fr |  cheertek CT956A |  student registration system in vb |  what is encrpytion and decrpytion algorithm in search engine |  key logging capture key stokes |  handwritting recognition matlab |  Delphi session info |  character extraction from a image using matlab |  Win32 splitter window project win32 |  VHDL 妯℃嫙涔掍箵鐞冩父鎴? |  用小波变换提取基音周期&amp sa=U&amp ei=5SU7UfbRI5 |  water jug problem in matlab&amp sa=U&amp ei=9g9 UZe0Gan 4QST |  wince 自动对焦 |  time delay neural network TDNN |  RJ45?Protel PCB? RJ45 |  OV7670 arduino |  water jug problem in matlab& sa=U& ei=9g9 UZe0 |  stm32f107 flash |  Mathimatics Numerical algorithms delphi |  C 运筹学 |  VHDL FPGA step motor |  OpenGL 钃濆疂涔?| |  visa message |  OpenNETCF ftp c# |  OpenGL physic |  kohonen matlab code f |  Roselip 告訴我你是不是喜歡足交?花井 美佳 |  bitmap 写字 |  at89c51 ds18b20 ds1302 1602 |  VRP matlab code genetic algorithm Ultim ? zb path= |  PCA algorithm |  PBDUncompiler |  PAPR for OFDM matlab code |  networking book |  keil agdi |  visual basic codes for Round Robin Scheduling algorithm ? z |  visual basic ms dos inurl: edu guestbook truncate&hl=zh TW |  omnikey 5321 |  PFD LCD |  PCI 7300 |  PHY REG 100TPCR |  visual c animation program Powered by Advanced Guestboo |  vhdl sensirion temperature |  design of inverse filter for image deblurring |  Chess Poker games ? zb path=test? sa=U& ei=cVh |  webbbs& sa=U& ei=2D05UYmVOsiQyQH504HYCw& ved=0CDMQF |  kirsch in matlab |  Distance Routing Effect Algorithm for Mobility protocol sour |  s7 300 PROGRAMMS EXAMPLE |  shoes |  tiny interpreter |  Decision tree algorithm matlab |  ssd8 ex 4 |  k9g8g08 h jtag |  frei chen image |  wavelet watermarking |  max lib |  delaunay algorithm |  Visual C ?#31243 &#24207 &#24320 &#21457 &#33539 &#20363 & |  plc1776 |  vmware 21x4x |