Sponsored links

Top Source Codes

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

stack using c, with ADT including stack.h, stack.c and the driver program

stack using c, with ADT including stack.h, stack.c and the driver program. stack using c, with ADT including stack.h, stack.c and the driver programstack using c, with ADT including stack.h, stack.c and the driver programstack using c, with ADT including stack.h, stack.c and the driver programS...
  Algorithm        C     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

car racing_vhdl

This code is a car racing program in vhdl which is developed using xilinx spatan 3e board. This code is developed on the EDK platform, It has following modules 1. Buttons_4bit 2. Clock Generator 3. Debug module EDK is a emebedded development kit plaform from xili...
  Embeded      VHDL     

Queue and stack implementation

implementation of data structures stack and queue on a virtually infinite vector. The code shows how you have to insert and remove elements from a stack or queue. Furthermore, use of inheritance and polymorphism is made....
  Algorithm        C++     

Hot Search Keywords


    Sponsored links
gif 動畫 |  itemset Closed frequent |  Text hold |  open cv in qt |  ??? C?mop=AddEntry&op=modload&name=Guestbook hit 6 h hit 1 |  ???? ?? |  build linux OS in C RK=0 RS=NJaF58UbjEY38Z Rsvg0AcPnpok |  ??? Using Article Directory plugin RK=0 RS=pDLAmIvB6BueFWar |  ??? Using Article Directory plugin RK=0 RS=10psk2eecb |  ??? Powered by Advanced Guestbook?cmd=sign?cmd=sign?name=hi |  android quiz Powered by: Maian Guestbook only?mop=AddEntry |  ?cmd=sign |  ? enter word verification in box below guestbook |  no reference image blur metrics based on CPBD?cmd=sign |  no tanks game |  NOC |  matlab control toolbox gui |  invensys |  modscan 64 Powered by PHPLD Submit Article dispatch&am |  inventory Management System Using struts and hibernate&prev= |  wow bot Powered by: Maian Guestbook heel&prev= search?mop= |  Optimal Dg Placement Reliability Matlab Codes |  ppp sim 900 |  icmp flood Powered by: Maian Guestbook scrap&ct=clnk |  solomon ssd1963 Powered by: Maian Guestbook only |  proteus design operational amplifi |  proteus charger?mop=AddEntry&name=Guestb hit 2 hr&op=modload |  no of edge detected using matlab code |  cayman pxa27 |  proteus clock |  cawap |  shape draw resize Powered by: Maian Guestbook all?mop=AddE |  aNDROID 监控播放器 |  物流订单 |  matlab GIST color histogram shot boundary detection |  STM32F103 串口 |  imaqt Powered by: Maian Guestbook It?name=Guestb hit 8 hr |  QT TCP Powered by: Maian Guestbook Breathe?name=Gu hit 22 |  ddos C# Powered by: Maian Guestbook only?name=Gue hit 4 hr |  QT TCP Powered by: Maian Guestbook Breathe&prev= search?m |  imaqt Powered by: Maian Guestbook their?name=Guest h RK=0& |  wordcount cloud computingtarget= blank |  disabler |  iarkg Powered by: Maian Guestbook all?name=Guest hit 5 hre |  Saleh Valenzuela model |  robust LCMV beamforming Powered by: Maian Guestbook were&p |  QT TCP Powered by: Maian Guestbook Breathe?cmd=sign |  QT TCP Powered by: Maian Guestbook Breathe?cmd=sign?cmd=s |  QT TCP Powered by: Maian Guestbook Breathe |  zebra zm400 Powered by: Maian Guestbook zebra&prev=&prev=? |  twain c# Powered by: Maian Guestbook only?name=G hit 1 hre |  xynth Powered by Advanced Guestbook |  cavlc encoder in verilog?name=Gue h h hit hit 5 href= s 0 |  xy2 100 protocol?mop=AddEntry&op=modload&name=hit 3 hre hit |  xy2 100 protocol powered by TPK Guestbook openings?ct=clnk |  jpegenc 源代码 |  xynth Powered by Advanced Guestbook?name=G hit 1 hr hit 118 |  cavlc encoder in verilog?name=Guestbook |  seismic tomography |  fread bmp Powered by Advanced Guestbook gist?name=Gue hit |  cavity tone |  4 bit Full Adder verilog |  HarwDisk powered by Fireboard cabbage patch RS=^ADA9zTWK9pUY |  VC 例 Powered by Advanced Guestbook |  winCE task manager powered by TPK Guestbook uncheck?cmd=s |  hmp 7109 powered by advanced guestbook dialogue&ct=clnk |  simple matlab genetic algorithm |  proteus charger?mop=AddEntry&op=modload&name=Guestbook&file= |  RA8872 Powered by Advanced Guestbook?name=Guestboo hit 4 hr |  VC ? Powered by Advanced Guestbook Powered inurl: edu g |  buceta powered by TPK Guestbook plant?name=Guest hit 4 hre |  OMNet with LTE Powered by Easy Guestbook canyon&ct=clnk?mo |  rmse psnr powered by TPK Guestbook yields?name=G hit 42 h |  proteus ch376 RK=0 RS=SNY8OiGWkEDHkOzli2cG6bZ5II4 ?cmd=sign |  proteus ccs c |  PowerBuider学生成绩管理系统 |  s 0 pitch smoother Powered by PHP Melody ã „ã ªã?mop=A |  FAST ICA CODE FOR DENOISING OF IMAGES |  caustics |  cavity Matlab code |  tsp nearest neighbor |  causal reasoning |  CCS UART powered by TPK Guestbook Wiz?cmd=sign?mop=AddEnt |  flicm matlab Powered by Easy Guestbook canyon?ct=clnk?name |  cauchy and Gaussian disturbution |  caught in the middle |  linear programming problems |  CCS UART powered by TPK Guestbook Wiz?cmd=sign |  6M182 Powered by Burning Book путь? ct=clnk?cmd=sig |  USSD center intitle: Powered by UCenter Home once?name%3 RK= |  s 0 USSD center intitle: Powered by UCenter Home once&ct=cln |  melp 600?name=Gu hit hit 536 hit 9 href= s 0 PCBM LP Viewe |  CCS UART powered by TPK Guestbook Wiz?cmd=sign?cmd=sign |  vending machine code in vhdl Ultimate |  gabor manjunath |  proteus buck boost converter circuit g4 zboard g4 zboard w |  proteus buck boost converter circuit&prev= search?q= Ultimat |  proteus buck boost converter?mop=AddEntry&op=modload&name=Gu |  MTE matlab enter word verification in box below guestbook |  blind chess code greenfoot |