Sponsored links

Top Source Codes

FPU floating point unit verilog vhdl

FPU (floating point Unit) is very useful in the moden ASIC and SOC designs. This module has been verified by FPGA and EDA env. But if you want to use it in a real project, please verify it with some formal method. ...
  verilog      Verilog     

vhdl and verilog implementation of floating point adder ieee754

IEEE 754 floating-point standard • Leading “1” bit of significand is implicit • Exponent is “biased” to make sorting easier – all 0s is smallest exponent all 1s is largest – bias of 127 for single precision and 1023 for double precision – summary: (–1)sign × (1+significand)...
  Windows      VHDL     

vhdl and verilog implementation of floating point multipliacation,ieee754

Here are the steps again: First, convert the two representations to scientific notation. Thus, we explicitly represent the hidden 1. In this case, X is 1.01 X 22 and Y is 1.11 X 20. Let x be the exponent of&n...
  Windows      VHDL     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

floating point multiplication

The Image and digital signal processing applications require high floating point calculations throughput, and nowadays FPGAs are being used for performing these Digital Signal Processing (DSP) operations. floating point operations are hard to implement directly on FPGAs because of the complexity...
  verilog      Verilog     

Hot Search Keywords


    Sponsored links
add url s 0 Internet Soc hit 4260 |  histogram of gaussians |  ts12864a 2 proteus Ultimate Guestbook Version |  6410 ?name=hit 213 href= s 0 business c hit 177 href= s |  ?mop=AddEntry&op=modload&name=hit 213 href= s 0 business c |  PT2258 PT2323?mop=AddEntry&op=modload&name=Guestboo hit 8 h |  ts12864a 2 proteus Ultimate Guestbook Version?mop=AddE?mop |  ip camera borland c builder|4 |  xnxx enter word verification in box below guestbook? s |  mega48无线 |  6410 |  MATLAB code for Hand Based Feature Level Fusion for Single S |  6410 ?? Powered by Easy Guestbook ddys& c?name=G hi?name=g |  c51 sst 25vfxx powered by TPK Guestbook full height?cmd=si |  瞬变电磁法 |  xnxx enter word verification in box below guestbook |  edge ICA |  input #1 |  89c52 sim300 gsm circuit |  RT3070 wifi powered by TPK Guestbook utilisation?cmd=sign? |  twoft |  KEIL LPC2148 code |  IntfInfo |  OPENGL 3DS FILE LOADER C |  improved euler c builder |  点阵屏幕 |  ogsi |  liantongyu |  LCD interfacing verilog HDL |  imaqt Powered by: Maian Guestbook some?name=hit 213 href= |  coding and decoding of source code in matlab |  lwip udp client Advanced Guestbook footprints eyelid&ct=cl |  热敏打 |  Download Altium Designer Viewer |  脑电信号采集 |  matlab linear minimum squared error |  mathfp |  DISPLAY ANTI BLUR |  Demo php |  intercept flash stream |  Visual C 数字图像处理 谢凤英 代码 |  AIN LPC |  gpm256 |  opengl city |  s 0 pitch smoother Powered by PHP Melody ã „ã ªã ?= RK |  NTP server Powered by Easy Guestbook sized?cmd=sign |  TNY powered by TPK Guestbook oral?ct=clnk powered by |  imaqt Powered by: Maian Guestbook some |  AT89C2051 超声波 |  how do we code a graphical |  omap36 |  VB与51 |  aodv uu tcl |  Telnet Client |  关键字替换 |  3 bit 5 to 1 multiplexer in vhdl |  c51 sst 25vfxx powered by TPK Guestbook full height |  mlh cods?name=Guestbo hit 1609 href= hit 13 href= s 0 LIS |  matlab tautology |  cic filter diagram block with vhdl |  stn1170 OBD Powered by: Maian Guestbook realization?name=h |  stn1170 OBD Powered by: Maian Guestbook realization |  qq监控 |  vc sql字符串解析&ei=8Y1aUZtnx8fgA LegZgC&usg=AFQjCNFt8m |  i2c异步多时钟系统的同步设计 |  水环境质量评价?mop=AddEntry&op=modload&name=hit 213 h |  Expectations?name=hit 26 hit 1 hit 39730 href= s 0 add url |  devicenet Designed by: PHPLD Your Site Submit Article %2?n |  水环境质量评价 |  video stabilization optical flow |  模拟炒股交易 |  region growing code |  pcap labview |  Matlab |  水环境质量评价?cmd=sign |  修改smbios Ultimate Guestbook Version odd?c |  reatos |  修改smbios Ultimate Guestbook Version odd&c?name=hit 21 |  alt epcs flash read?mop=AddEntry&op=modload&name=Guestboo hi |  修改smbios Ultimate Guestbook Version odd&c?mop=AddEntr |  AES 67 2013 Powered by Easy Guestbook error?name=Guestb hi |  STM32 PID MOTOR?cmd=sign |  图像倾斜纠正 |  bounds |  atl cstring |  object tracking opencv |  eeprom 24c32 |  stepper motor Interfacing with 8051 in proteus |  people counting AND HUMAN DETECTION in video using matlab |  MCMC fortran Designer: PHPLD Templates Submit Article sy |  8253 测量矩形波脉% |  D3D YUV Powered by Advanced Guestbook restate&ct=clnk |  directsound实时播放 |  vs1003 pcb |  6410 裸机 Powered by Easy Guestbook ddys& c?name=hit 213 |  6410 裸机 Powered by Easy Guestbook ddys? c |  dm365 rtp Powered by Advanced Guestbook they?name=h hit hi |  RGB to HSB VHDL |  ? enter word verification in box below guestbook RS=^ADAZR |  6410 裸机 Powered by Easy Guestbook ddys& c?mop=AddEntry |