Sponsored links

Top Source Codes

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Rs232 using vhdl

Disign RS232 controller using vhdl on Altera DE2. This is a serial module which is useful for embed systems....
  vhdl      VHDL     

vhdl frequency meter

Using the frequency meter vhdl write and modules divided into clear, basic principles for the detection of pulse signals in the life cycle of a gate frequency, use the four-segment digital tube display...
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

car racing_vhdl

This code is a car racing program in vhdl which is developed using xilinx spatan 3e board. This code is developed on the EDK platform, It has following modules 1. Buttons_4bit 2. Clock Generator 3. Debug module EDK is a emebedded development kit plaform from xili...
  Embeded      VHDL     

Hot Search Keywords


    Sponsored links
stn1110 source Powered by Easy Guestbook mostly?cmd=sign&p |  6410 裸机 Powered by Easy Guestbook ddys? c?cmd=sign RS= |  WinSock 多线程 Sign the Guestbook: mult RS=^ADA6tgesIHgFp |  matlab code for cubature kalman filter |  nsga 2 scilab?mop=AddEntry&name=Gu hit 1 h hit 1&op=modload |  rf24l02 Powered by Advanced Guestbook multiplier?ct=clnk?c |  stm32f rs232 |  sqliteFree guestbook a=sign can obd code reader |  jungo wifi USb stack MGB OpenSource Guestbook page?ct=clnk |  uCos for ADUC7061 |  6410 裸机 Powered by Easy Guestbook ddys&amp c RS=^ADAcl |  ppp gprs stack |  newton interpolation python |  hsdpa model matlab?mop=AddEntry&name=Guest hit 13&op=modload |  belief propagation decoding ldpc |  algoritma genetika dalam TSP dengan delphi |  vc 对话框 打印 |  Interactive~tera patrick中文字幕 |  8 queens hillclimbing |  matlab tracking alpha beta filter |  8202r dvd card panel remot logo match software |  鍗曠墖鏈洪伩闅滃皬杞? |  pro inventory management csharp |  svm 一对一 |  delphi rtsp Capture |  Quickhull cuda |  mfcc svm Powered by Easy Guestbook burgers?mop=AddEntry&op |  NTP server Powered by Easy Guestbook sized?name=guestbook |  twain c# |  ?name=Guestbook hit 25 hr h hit 66 hit 1 href= s 0 ?mop=Ad |  NTP server Powered by Easy Guestbook sized?name=guestbook? |  traffic light atmega |  海思平�?mop=AddEntry&op=modload&name=Guestbook&file=ind |  MSM3000 Software Source |  16f639 Powered by Easy Guestbook airy |  cc2530 usart |  Emgucv kalman |  formattedio488?mop=AddEntry&op=modload&name=Guestbook&file=i |  virtual router |  FKAttend manual Powered by Advanced Guestbook |  Breast Cancer Wisconsin?mop=AddEntry&name=hi hit &op=modload |  pos c#?mop=AddEntry&op=modload&name=Gu hit hit 21838?n hit |  em2861 |  Nec 红外线 |  aes tntsat |  sudoku processing |  mess management system |  F28335 adc Powered by: Maian Guestbook slippe?cmd=sign?mop |  LUTetJPJtbk Ultimate Guestbook Version Ultimate?cmd=sign? |  The Laplacian pyramid as a compactimage code |  duilib 切换 Powered by Burning Book oils?ct=?cmd=sign?cm |  memory mapped vhdl?mop=AddEntry&op=modload&name=Guestbook |  EARTHLib PHP Link Directory Submit Article second class |  Verilog hdl neural network |  AES 67 2013 Powered by Easy Guestbook error&ct=clnk?mop=Ad |  simulink hdb3 |  MSTSCLib TLB |  lwip omap l138?cmd=sign |  jitter buffer Ultimate Guestbook Version incoming?ct=clnk |  VBA eigenvalue?mop=AddEntry&op=modload&name=guestbook hit 2 |  businesses listing on web?mop=AddEntry&name=Guest&op=modload |  AT91SAM9260 pwm |  dm365 uart?mop=AddEntry&name=guestbook hi hit 2?m&op=modload |  matlab?mop=AddEntry?op=modload&name=Gue hit 86 hit 3 href= |  proteus jammer |  NDIS Redirect |  MPOE Ultimate Guestbook Version?cmd=sign |  rsidll32 Ultimate Guestbook Version?name=Gues hit 3 href= |  Clibusb powered by TPK Guestbook the?ct=v988551=sign |  ARM9 2410 C 液晶程序 |  OMNet with LTE Powered by Easy Guestbook canyon?cmd=sign&p |  tsp 近似 |  outloonk ctf= rdr T |  methode jacobi fortran?name=Guestbook |  wthdasvr?mop=AddEntry&name=guestbook hit 2 h h hi&op=modload |  wow 脱机挂?mop=AddEntry&op=modload&name=Guestbook hit 39 |  STM32 AD9850 Powered by Easy Guestbook tran |  6410 裸机 Powered by Easy Guestbook ddys& c?mop=AddEntry |  分页 herbnate |  crc 8 sae J1850 Powered by: Maian Guestbook treaties?name= |  VNC winCE RFB Powered by Easy Guestbook Blake?ct=clnk |  STM32 AD9850 Powered by Easy Guestbook tran?cmd=sign |  drsr |  VC杩涘害鏉? |  LPC1768 24LC02 MGB OpenSource Guestbook climbers?mop=AddE |  c51 反汇编 |  b s小区物业管理 |  luvinia server Designer: PHPLD Templates Submit Article?c |  rfc 3428 Designer: PHPLD Templates Submit Article archit |  crc 8 sae J1850 Powered by: Maian Guestbook treaties |  mt6260 Designer: PHPLD Templates Submit Article reset |  crc 8 sae J1850 Powered by: Maian Guestbook treaties?cmd=s |  ????H??? Powered by Advanced Guestbook Power?cmd=sign |  STM32F103 DAC Powered by Easy Guestbook error?cmd=sign RK= |  eeg signals simulation?name=Guestbook |  modf in c# Designer: PHPLD Templates Submit Article degr |  C# siemens plc Powered by Easy Guestbook Beijing |  OCMJ8X15D Powered by Easy Guestbook ainsi?mop=AddEntry&op= |  uclinux鍝插瀹跺氨椁?3Fcmd=sign |  32鐐归樀瀛楀簱 |