Sponsored links

Top Source Codes

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

vhdl code for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA vhdl code

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. code original containing syste...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

vhdl code for counter

Here is the code for counter in vhdl. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Radix-8 Booth Encoded Modulo

vhdl code for Radix-8 Booth Encoded Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

vhdl code for multiplexer

vhdl program for multiplexer we can write 4:1 mux also like this its very simple code for beginers to understand...
  vhdl      VHDL     

ADC vhdl code

Using VHDI Dispaly character. shows a simulation of a properly working implementation of LCD controller hardware. This simulation demonstrates the way the disparate state machines work together. As the initialization sequence finishes, the command states of the main state machine begin....
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl code for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file vhdl code

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
WZST03 |  CTreeCtlr Powered by Advanced Guestbook Powered Result:? |  bascom JHD 12864E?name=Guestbook |  8051 LCD1602?cmd=sign |  pop3 client qt |  ssd 5 Recommended Exercise 2 MGB OpenSource Guestbook igno |  sift panorama |  DHT21 AM2301 Powered by: Maian Guestbook microcomputer?cmd |  зейдел Powered by Advanced Guestbook Po?name=Guestbo |  multivariate newton raphson |  网络计费系统 |  RFID 連線 |  ??php Powered by Burning Book aided&ct=cln?cmd=sign?mop=Ad |  temporary request Powered by Advanced Guestbook |  linux长连接 |  backoff mode guestbook a=sign lantern |  fhss transmitter and receiver |  yaskawa |  QPSK MDL |  elastic application for augmented class=l onmousedown= |  USSD application |  DSP PLL |  sinulink matlab wind generatar dc constription |  WG320240 Powered by Advanced Guestbook?name=guestbook h h h |  verilog code for APB |  vin |  bluetooth chat in J2ME |  分数阶傅里叶变换 水印 |  odb2 Ultimate Guestbook Version?agreed&mode=register?mode= |  电驱动 |  de2 pong game verilog Member Login to Submit Article nest |  twain c# Powered by: Maian Guestbook you?tbs=qdr%3?mop=Add |  business object?cmd=sign?name=Guestbook Enter the ca?mop=Add |  HarwDisk powered by Fireboard cabbage patch RK=0 RS=h5?mop=A |  ofdm gnuradio |  ncpr routing protocol ns2 tcl file?mop=AddEntry&op=modload&n |  HarwDisk powered by Fireboard cabbage patch RK=0 RS=h5 |  tunning |  一个c程序转换delphi程序 |  视频网站视频下载 |  跨平台 语言 |  LTE MME |  emu 8086 circle?mop=AddEntry&name=Gu hi hit 1 hr&op=modload |  at45db lpc17xx MGB OpenSource Guestbook flew?cmd=sign?mop= |  用友接口 |  hospital management system mini project download for free |  比幅 Designed by One Way Links Add Article |  d3d code2 |  GPS信号的BPSK simulink |  祖玛 RK=0 RS=M52bjIA7hADNwkPev0fJ9g5LNEo |  graphis?mop=AddEntry&name=Guestbook hit 8 href=&op=modload |  SSD1289 TFT?mop=AddEntry&op=modload&name=guestbook hit h hit |  empp Powered by Burning Book enough?cmd=sign?cmd=sign |  CSR BC417 Powered by Burning Book Counties&ct=clnk?mop=Add |  gsoap nginx?mop=AddEntry&op=modload&name=Guest hit hit 1 hre |  JRTPLib rtp |  JSEG algorithm matlab code |  none |  link state routing algorithm |  Gauss Jordan elimination method to achieve matrix inverse |  ssd1305 Designed by One Way Links Submit Article word??c |  2051 ?mop=AddEntry&op=modload&name=Gu hit 3 hit? hit 7 href |  program antrian vb |  飛彈 |  econometrics matlab |  基函數 AR |  sd bitmap |  facial gender recognition |  car detection هد ئشفمشذ |  call ddhrt |  flash media |  234 tree Member Login to Submit Article disability&ct=clnk?m |  openGL house |  ?? uart “Using Article Directory plugin” RK=0 RS=Tay7ZcR |  MF RC522 msp430?mop=AddEntry&op=modload&name=guestbook h hit |  turbulence model?cmd=sign Designed by: PHPLD Your Site?mop= |  android quiz game in eclipse |  3d radiation pattern of antenna |  Password dream multimedia dm900cII |  football betting |  flash镙兼枟娓告垙?amp name=Guestbo&amp op&mop=AddEntry |  Other?mop=AddEntry&op=modload&name=Guestb hit 13 href= s 0 |  c code for inventory control system |  latent fingerprint matching |  unpack bgl powered by TPK Guestbook notepad?name=hit 55 hi |  crc table |  MT56xx preloader?mop=AddEntry&op=modload&name=Guestbook&file |  ? Powered By: Article Friendly Ultimate?cmd=sign RK=0 RS=2MA |  STM32 en28J60 |  economic load dispatch antbee colony program in matlab |  英飞凌 ISP |  bluetooth low energy |  android lbs |  signal to interference noise ratio |  sm630 fingerprint to connect pc?cmd=sign |  freescale&cmd=sign Powered by PHPLD Submit Article?prev= |  ideo compression |  IAR AT89 |  C5502 fft assembly code |  basic linux |