Sponsored links

Top Source Codes

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

vhdl code for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA vhdl code

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. code original containing syste...
  vhdl      VHDL     

vhdl code for counter

Here is the code for counter in vhdl. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Radix-8 Booth Encoded Modulo

vhdl code for Radix-8 Booth Encoded Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl code for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file vhdl code

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
多个定时器的使用 |  系统重构 RK=0 RS=mp3tEV7YsHljiqiRzLoXZYi64eI |  jmf demo Ultimate Guestbook Version suffices?cmd=sign |  6410 裸机 Powered by Easy Guestbook ddys?cmd=sign?mop=Ad |  stm32f4 Powered by: Maian Guestbook were?mop=AddEntry?op=m |  comsol LASER HEATING powered by TPK Guestbook procreation& |  directx 9 skybox Powered by: Maian Guestbook New&tbs=qdr:w |  training and testing for rgb histogram |  sim card reader to connect pc for read and write using vc |  pid matlan |  图像边缘规则化 |  Preemptive |  online examination project in asp |  138 595 16 32 |  SYN ddos c winsock |  conp llr |  SST25 Powered by Burning Book bilingualism |  verilog AD |  VB和access学生登记 |  webbrowser vc SDK灏佽MSHTML |  data search by address using vc |  狗 代码 |  鑷姩 鎵撳嵃&amp sa=U&amp ei=w8hWUYzGFoaQ9gS7iIDQAw&a |  娉㈡潫褰㈡垚鍣? |  median linear time&sa=U&ei=vT7HT52sK q4iQf5373YDg& |  MPOE Ultimate Guestbook Version?action=sign&1000amp s?m |  PL O C |  ica a0bar |  protective relay matlab |  c64x |  BTS matlab code |  CAN EMULATOR |  穿透还原卡 |  166196 |  mouse microchip |  linuxwatch源代码 |  ddos C# Powered by: Maian Guestbook will ctf= rdr T?mop= |  CBC DES Powered by Advanced Guestbook CBC?ct=clnk |  TUN Powered by: Maian Guestbook fancy&ct=clnk?cmd=sign?mop |  stm32f4 Powered by: Maian Guestbook were?cmd=sign |  curl hfss powered by TPK Guestbook disc?ct=clnk |  ucos gui汉字显示 |  android ScrollView |  WinCE??BUTTON?? |  sunplus DVB firmware Powered by Advanced Guestbook pain?ct |  adaptive pid code |  elan microcontroller |  文件查询 |  msp430x1xx AD采样 |  SourceCode ?q=SourceCode Document |  Zero Forcing Beamforming |  FTP的实现 |  dvb t2 simulink |  lpc1768 landtiger?fil&mop=AddEntry&name=Guestbook&op=modload |  single server queue simulation program in c Powered by: Mai |  transport booking reservation?mop=AddEntry&name=h&op=modload |  ??OL Powered by Burning Book Lt?cmd=sign?name=Guestbook |  wsinv enter word verification in box below guestbook?mop=A |  动态笔段式LCD显示(汇编) |  linprog Powered by Advanced Guestbook mathematics&ct=c |  dfe verilog |  kring |  pci enumeration& sa=U& ei=in68T 3Moqtgwfjyv2oDw& v |  simulink block diagram WIMAX |  stm32 openssl |  school management system netbeans |  wsinv enter word verification in box below guestbook?cmd=s |  stm32f4 Powered by: Maian Guestbook were |  Printer Simulation fifo |  数字基带仿真 |  基于计算机视觉技术的汉字笔迹鉴别的设计 |  ecc borzoi Powered by: Maian Guestbook facilitating |  Paillier cry Ultimate Guestbook Version lint?name=Gue?cmd |  MSP430 FAT32 SD Powered by Easy Guestbook sd&ct=clnk%2 RK= |  text detection in images Powered by: Maian Guestbook in |  MCKII 2812 |  鍙屼笁娆ezier |  drawing application sql database |  游戏插件 |  2007年全国电子设计大赛 |  現場招聘金字塔 |  mesh lod powered by advanced guestbook lengthen&ct=clnk |  外挂 vc2005 |  detecting the tampered positions in image matlab code |  ebook management system problem statement |  文件过滤驱动 源代码 |  粒子群算法BP |  GPS INS kalman filter matlab |  wsinv enter word verification in box below guestbook |  Pyramidal Decomposition |  P89V51RD2 sample program in c |  OMAP 4440 usb driver |  at45db Pic32 |  ASP 数据库 网站 ?incl |  anpr c# powered by advanced guestbook intern?ct=cln |  dependency |  VB涓?1 |  handy cam Ultimate Guestbook Version? ei&amp sa=U |  adjacency matrix graph powered by advanced guestbook bed%2 |  matlab porjects |