Sponsored links

Top Source Codes

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

vhdl code for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA vhdl code

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. code original containing syste...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

vhdl code for counter

Here is the code for counter in vhdl. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Radix-8 Booth Encoded Modulo

vhdl code for Radix-8 Booth Encoded Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

vhdl code for multiplexer

vhdl program for multiplexer we can write 4:1 mux also like this its very simple code for beginers to understand...
  vhdl      VHDL     

ADC vhdl code

Using VHDI Dispaly character. shows a simulation of a properly working implementation of LCD controller hardware. This simulation demonstrates the way the disparate state machines work together. As the initialization sequence finishes, the command states of the main state machine begin....
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl code for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file vhdl code

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
bee colony optomization matlab code |  bee colony optomization image segmentation matlab enter |  二线制温度变送器 |  add url?mop=AddEntry&name=Guestbook hit 21 hit 1&op=modload |  matlab code for 24bit to 8bit image conversion?mop=AddEntry& |  stm32 dosfs |  5509 ccs |  GUI development of shortest path finder?name=Guestbook |  LRU 2 Designed by: PHPLD Your Site Add Article spare%2 |  pitch smoothing |  单片机 多任务 |  rtlinux实时通信 |  s3cc921resetter?mop=AddEntry&name=Gu hit 30 hit 4&op=modload |  sim9080 enter word verification in box below guestbook?nam |  C maze solver recusive?mop=AddEntry&op=modload&name=Guestb |  simatic project |  ST7920 library |  directx 9 skybox Powered by: Maian Guestbook New&tbs=qdr:w |  program for interfacing pc key board and mouse with microcon |  红外线 android |  freescale& cmd=sign Powered by PHPLD Submit Article RK=0 |  guess word source code?mop=AddEntry&op=modload&name=Gues hi  |  mp4 container |  DW 网页设计 |  credit card management system in source code?mop=AddEntry&op |  ? Powered By: Article Friendly Ultimate & cmd RK=0 RS=enmiB |  conjugate gradient openmp |  credit card management system in source code |  guess word source code |  credit card management system in source code?cmd=sign |  devicenet Add Article PHP Link Directory ب |  guess word source code?cmd=sign |  program for implementing texture |  program for image smoothing trackback?mop=AddEntry&op=modloa |  program for image smoothing trackback?cmd=sign |  bu94603 Template By Free PHPLD Templates Add Article pol |  传输文件?mode=register&agreed=true&iscanyesno=yeswecan?m |  max min ant colony |  Special Effects delphi 7 Powered by Advanced Guestbook len |  CMU ?mop=AddEntry&op=modload&name=hi hit 27 href= s 0 fft |  ?? matlab Powered by Jcow dc?showimage=&popup=co?mop=AddEntr |  DBR reflectivity |  program for hamming code?mop=AddEntry&op=modload&name=hit 95 |  program for game playing using hopfield neural network?cmd=s |  program for finding strength ratio using tsai wu failure the |  ?? matlab Powered by Jcow dc?showimage=&popup=co |  mfc spy |  gtpa010?name=Guestbook?fb locale=de DE |  ?? matlab Powered by Jcow dc?showimage=&popup=co?cmd=sign |  NOWADA 2450 N117 PCB V6 |  wince ocx |  multiple socket on same port?cmd=sign |  Clibusb powered by TPK Guestbook the&ct=clnk?name=hi hit 2 |  cobalt |  linux多线程socket |  linux命令行与shell脚本编程大全 |  linux图形编程 |  mcgraw hill wastewater engineering treatment and reuse Ulti |  super resolution using sift?mop=AddEntry&op=modload&name=hi |  super resolution using sift?cmd=sign |  multiple socket on same port?mop=AddEntry&op=modload&name=hi |  matlab LVQ?cmd=sign |  OLED simulation Powered By: Article Friendly Ultimate an |  gauss seidel pascal |  anfis sugeno?mop=AddEntry&op=modload&name=Gue hit 48 hit 23 |  program for finding stress ratio using tsai wu failure theo |  program for edge detection in gui matlab |  program for fast retransmit |  linux命令的源代码 |  verilog code for 8279 keyboard interface |  注册电气工程师供配电(专业) |  vpn加速 |  linux启动 |  SHKD357?name=Gue hit 3 href= s 0 ??%?cmd=sign?mop=AddEntry |  交汇 定位 |  sunplus 8202rq pdf?mop=AddEntry&name=G hit 2848 &op=modload |  linux命令代码 |  quest3d project powered by advanced guestbook relics&ct% |  c18 GLCD 128X64 |  ds1802 |  matrix sustem |  matrix matrix mpi |  C com communication serial?cmd=sign |  C code for microprocessor |  美脚足交 |  method of frames?cmd=sign?cmd=sign |  linux分区 |  linux初学者 |  linux内核网络协议栈?name=Guestbook hit 4 h hit 417 h |  RPG lua |  短信猫平台 |  fortran????????? |  pcap sendpacket powered by advanced guestbook dialogue?c |  nRF24 driver?mop=AddEntry&op=modload&name=Gues hi hit 2 href |  nRF24 driver?cmd=sign |  nRF24 driver |  stk672 050 schematics circuit |  evc 485?mop=AddEntry&op=modload&name=guestbook hit 8 h hit |  linux内核移植 |  evc Chuankou |