Sponsored links

Top Source Codes

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

vhdl code for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA vhdl code

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

vhdl code for counter

Here is the code for counter in vhdl. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. code original containing syste...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Radix-8 Booth Encoded Modulo

vhdl code for Radix-8 Booth Encoded Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

ADC vhdl code

Using VHDI Dispaly character. shows a simulation of a properly working implementation of LCD controller hardware. This simulation demonstrates the way the disparate state machines work together. As the initialization sequence finishes, the command states of the main state machine begin....
  vhdl      VHDL     

vhdl code for multiplexer

vhdl program for multiplexer we can write 4:1 mux also like this its very simple code for beginers to understand...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl code for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file vhdl code

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
proxy server c source code |  DLMS code |  weight scale?cmd=sign |  jlib2 RK=0 RS=lvuT ShvHSRYfhblYaYxMy0WaAs |  ?mop=AddEntry&op=modload&name=guest hit 6706 href= hit 1 hit |  create graph by x y value Visual c |  两条 |  matlab code for genetic algorithm for design of fir filter|4 |  ? Powered by Advanced Guestbook Pow?cmd=sign RS=^ADAryMXnP |  Matlab的动态目标模拟发生技术 |  hierarchical agglomerative clustering?mop=AddEntry&op=modloa |  璐悆铔嘨HDL?mop=AddEntry&name=Gu hit 3 hit&op=modload |  jlib2 RK=0 RS=kg1N1sUzd7AHBT6dUsojSZXstDA |  ? Powered by Advanced Guestbook=?action=add RK=0 RS=RVtZC1 |  hough ellipse detection c |  点模广告 |  mac satellite |  online library database design |  iproxcard?mop=AddEntry&name=G hit 3 hit 15 href=&op=modload |  ARRAYED WAVEGUIDE GRATING |  proteus仿真mp4的液晶 |  Matlab切比雪夫高通滤波器 |  Matlab切比雪夫 |  FUTo rootkit Designer: Free PHPLD Templates Add Article R |  lpc2148 interfacing with zigbee Ultimate Guestbook Version |  数控 vb |  ALGORITHME GENETIQUE PVC RK=0 RS=OFvIlMu29OZ5IkqKIIx5APoZImg |  RMS verilog Designed by: PHPLD Your Site Submit Article R |  Send key VB |  table PIC18F?mop=AddEntry&op=modload&name=Gue hit 1 href= |  kmeans algorithm java?mop=AddEntry&name=hit 5 hr&op=modload |  mol point?mop=AddEntry&op=modload&name=guestbook hit 478 hit |  Nlib NURBS Powered by Burning Book?cmd=sign |  stc 12le5a60s2 Designer: PHPLD Templates Submit Article?c |  freeman matlab |  solving 15 puzzle genetic algorithm |  live555 iocp |  Matlab?mop=AddEntry&op=modload&name=Gue hit 6 hre hit 2 hit |  rtf2html delphi |  MDApriori database file?mop=AddEntry&op=modload&name=G h hit |  fatfs norflash powered by TPK Guestbook materia&ct=clnk?mo |  Matlab中GMSK调制与解调的源码 |  Matlab?mop=AddEntry&op=modload&name=Guestboo hit 8 hr hit 3 |  converting language into telugu in matlab |  matlab Powered by Burning Book 35&ct=clnk?mop=AddEntry&op= |  STM ??? |  ofdm agc |  For power system Load flow calculation matlab codes |  how to fifa ultimate A C |  UI? Ultimate Guestbook Version?q= Ultimate Guestbook Vers |  disaster location |  Adaptive Modulation OFDM simulink |  Matlab?mop=AddEntry&name=Guestbook hi?cmd=s hit 1&op=modload |  USERBROUSEDOWNLOAD |  Mathimatics Numerical algorithms |  Matlab?mop=AddEntry&op=modload&name=Gu hit 1 hit 1 href= s |  Mathieu |  database mni |  MATLAB神经网格结合遗传算法 |  matlab神经网络 |  linux 五棋 |  optimum fir design Powered by: Maian Guestbook thesis&ct=c |  online movie ticket booking asp inurl:asp?cmd=sign |  C# 文本分类 KNN&sa=U&ei=JwSOUuPYJsqGtAb0xoDwBQ&ve |  评分 K歌 Powered by Discuz! X swill |  dsdv ns2 |  matlab codes for Peer Group Filtering?mop=AddEntry&op% |  badur moments |  vmm example |  TMS320C3?name=Gue hit 34 href= s 0 bi level compression ma |  TLC0860 Ultimate Guestbook Version?mop=AddEntry&op=modload |  5606?cmd=sign Designer: PHPLD Templates Add Article RK=0 |  LRU 2 Designed by: PHPLD Your Site Add Article spare%2 |  ant build |  mfc List ? Powered by Jcow cheap online shopping&tbs=q?mop=A |  matlab code for sub region histogram equalization?mop=AddEnt |  amcap?? Powered by PHPLD Add Article pac&prev= searc?cmd |  ONLINE SHOPPING PROJECT USING IN JAVA?mop=AddEntry&op=modloa |  JustinIO Powered by PHPLD Add Article أرم%2 RK=0 RS=BDS |  online book store project in jsp?cmd=sign?name=Guestbook |  Lorenz鏂圭▼鐨勫垎宀斿浘 |  CSharp operating distributed systems |  zeroboard bbs skin ?id=byroe zboard& sa=U& ei=AP5cUdOd |  uCOS III RTOS for dsPIC?mop=AddEntry&op=modload&name=Gu hi h |  3x3 puzzle Designer: Free PHPLD Templates Submit Article |  4x4 sudoku javascript |  I2C EEPROM VHDL CODE?mop=AddEntry&op=modload&name=Gu hit h h |  example program to represent 100 users simultaneously in c c |  comment box inurl: edu guestbook discriminate& amp hl=zh |  matlab中Rilling |  xpidea ocr setup Powered by PHPLD Add Article packaging& |  LWIP SNMPV3?mop=AddEntry&op=modload&name=G hit 1 href= s 0 |  iris detection using som |  物理层网络编码 matlab |  neural network software for fingerprint matlab |  pict |  Algorithm?mop=AddEntry&name=hit 26 hit 40 href=&op=modload |  vc api ? br |  music算法的MATLAB实现 |  electronic ciruit |