Sponsored links

Top Source Codes

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

vhdl code for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...
  Matlab      VHDL     

RSA vhdl code

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept tha...
  verilog      Verilog     

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

vhdl code for counter

Here is the code for counter in vhdl. --signal slow_clk : std_logic := '0';  --signal clk_divider : std_logic_vector(23 downto 0) := x"000000"; -- Clock divider can be changed to suit application.  -- Clock (clk) is normally 50 MHz, so each clock cycle  -- is 20 ns. A clock...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. code original containing syste...
  vhdl      VHDL     

Radix-8 Booth Encoded Modulo

vhdl code for Radix-8 Booth Encoded Module  Multipliers With Adaptive Delay for High Dynamic Range Residue Number System...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

vhdl code for multiplexer

vhdl program for multiplexer we can write 4:1 mux also like this its very simple code for beginers to understand...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

vhdl code for fulladder of Behavioral Model

TOOLS   REQUIRED               Simulation tool: modelsim or Xilink PROCEDURE 1. To start the programs click the modelsim software. 2. The main page is opened,click the file option to crea...
  vhdl      VHDL     

ALU and register file vhdl code

The main goals of this project is to design a simple processor based on the ALU and the register file, and then execute the design using the MODELSIM simulator This project provides a short description of our processor, the top level of the design; a simple ALU that...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

Hot Search Keywords


    Sponsored links
gm50 powered by TPK Guestbook 191?cmd=sign Enter the c?nam |  1200bit s |  FKAttend dll Designed by: PHPLD Your Site Add Article%3 R |  ssd1963 bascom MGB OpenSource Guestbook bend?ct=clnk |  ssd1963 bascom MGB OpenSource Guestbook bend&ct=clnk |  Phatbot&prev= search?name=Gu hit 3 hit 21 href= s hit 75 |  powerbuilder erp MGB OpenSource Guestbook donde?cmd=sign |  分集技术仿真 |  mini project in attendance management system |  spherical fourier transform matlab code |  ssd1963 bascom MGB OpenSource Guestbook bend&ct=clnk?mop=A |  modf in c# Designer: PHPLD Templates Submit Article degr?nam |  ds18B20 SN PHP Link Directory Submit Article politely |  aes openmp MGB OpenSource Guestbook impossibly |  st7066u LCD |  dcm2yuv |  matlab source code on line signature verification?name=Gue |  飞思卡尔MC9s12xs |  gabor bank |  algoritmo esquina noroeste |  8086 mini projects emulated?mop=AddEntry&op=modload&name=Gue |  rockchip MGB OpenSource Guestbook souls RS= etc passwd?cmd |  ?? PHP Link Directory Submit Article ??&amp ?c RK=0 RK=0 R |  先来先服务代码 |  箱型图 |  8086 mini projects emulated |  matlab code for rssi based location tracking in wsn |  Axel Tobias Schreiner |  Interfacing LCD Nokia 7110 to AT89C51 RK=0 RS=gqjfm511d5gthl |  TeeChart VCL v2012 powered by TPK Guestbook kidneys&ct=cln |  eig matlab powered by advanced guestbook layered?ct=clnk |  Vector quantization for speech compression |  verifone POS |  fuzzy ahp MGB OpenSource Guestbook but?name=Gues h hit 6 |  LPC1769 can bus?mop=AddEntry&op=modload&name=Guestbook&file= |   |  8 puzzle Powered by Advanced Guestbook?sa=U&ei=NhU UYXeL46z |  c for FDM |  Bridal Bliss |  rdpproxy Designed by: PHPLD Your Site Submit Article tur |  faad mips |  5x7 LCD font |  CSharp |  s 0 tcpmp 081 MGB OpenSource Guestbook flew&ct=clnk?mop=Ad |  cvsd powered by TPK Guestbook biggest selling&ct=clnk |  8 point fft algorithm in matlab |  企业客户资源管理系统 |  qq gtk |  traitement d image en pixel |  fcfs flowchart |  trilateration RK=0 RS=FK0j6pvaeyjPzxInloAgdVPzBLw |  Windows Kernel <!doctype |  ???? ???? Ultimate Guestbook Version RS=^ADApd53ex6vORUT7F |  FBMCprimerDemo?mop=AddEntry&op=modload&name=G hit 20 href= h |  s 0 tcpmp 081 MGB OpenSource Guestbook flew&ct=clnk |  IdFTPList |  s 0 tcpmp 081 MGB OpenSource Guestbook flew?ct=clnk |  oldal |  T1118 |  beekit Ultimate Guestbook Version class=l onmousedown%2 |  浜哄伐鏅鸿兘 姣曚笟璁捐 |  Generalized Likelihood Ratio |  Split Bregma |  vtk volume clip |  ACE 闄烽槺 |  cuda with vtk for volume rendering |  noisy |  3d render dicom vtk |  VTK dicom viewer visual c |  Introduction to Machine Learning Ethem |  commande predictive DE CARIMA MODEL MATLAB |  guard channel |  Multipattern Running Lights AT89C2051 |  GDCM VTK read dicom |  driver 6253 VIDEO VC if |  vt designer Powered by Advanced Guestbook Attract&ct=c?cmd |  vt designer Powered by Advanced Guestbook Attract?fb local |  bmp to tiff Powered by Advanced Guestbook facilitating?ct= |  vtk draw polygon powered by advanced guestbook miller RK=0 |  excel 列转行 |  MCP2515 51 Powered by Easy Guestbook tran |  VC TIF ???mop=AddEntry&op=modload&name=Guestboo h hit |  recorder player |  vb6 tif |  8?bmp ?? |  vtk draw polygon powered by advanced guestbook miller?ct |  meitrack vt 310 firmware |  keyboard vhdl altera de2 |  code book |  Hairy |  滑动窗口协议 源码 |  收租車 VERILOG |  lpc23xx eeprom keil?mop=AddEntry&op=modload&name=Guestbook |  RFC 2205 inurl: edu guestbook drill?name=Guestbook |  主动声纳混响?mop=AddEntry&op=modload&name=Gu hit 54 hr |  GA ANN matlab?mop=AddEntry&op=modload&name=Guestbook&file=i |  Shader Tips and Tricks |  RTL8363S |  vtk draw polygon powered by advanced guestbook miller |  HTC3400 |