Sponsored links

Top Source Codes

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

vhdl coding for Carry Select Adder

this is an vhdl code for carry select adder and its working 100%. The better way to get the better result is to call forward the bec and mux feom the xilinx itself (i.e) you have to writ program for bec and mux seperately............ thenyou have to call the ripple carry adder also...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

H264 motion estimation in vhdl

H264 estimation algorithms, vhdl description, detailed Readme document from github. FPGA and SOC can have a try....
  Algorithm      VHDL     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

Sparse Concept coding for Visual Analysis

Code is Sparse Concept coding for Visual simulation experiment Analysis of this article, the effect is very good, and can be used directly. Accuracy compared to other algorithms, headroom is very large, you can quickly run, hoping to help after the upload. Procedures in the main program and the call...
  Matlab        Matlab     

Hot Search Keywords


    Sponsored links
采用Ajax技术编写一个 |  FKAttend dll Designed by: PHPLD Your Site Add Article%3 R |  guestbook asp inurl:asp?mop=AddEntry&name=Guestbo?mop&op= 1 |  fibonacci MSP430 |  MessageDoc MGB OpenSource Guestbook repositioning&ct=clnk |  video conferencing in c |  ?mop=AddEntry&name=Gu hit 323 href= s 0 IEC101&op=modload |  DS18B20 winavr Skinned by: Web Design Directory Add Art |  enc28j60 atmega?mop=AddEntry&op=modload&name=hit 15 hre hit |  builder serial port |  mifare linux |  chap10 1s。m |  construction of regular expression to dfa |  DFM converter |  line detection using hough transform in c# |  onduleur cascade |  Algorithm |  hit 4881 |  chartDirector 版 MGB OpenSource Guestbook snippet?mop=Ad |  mastram ki hindi chudai ki kahaniya powered?adt=0 |  list 滚动 |  HTC手机电路图 Powered by RK=0 RS=6IOhzH7y4Pi0cP9GripUS |  tft 320 qvt Powered by Advanced Guestbook treaty?mop=AddEn |  ADS7951 Designed by: PHPLD Your Site Add Article machine |  fft2 ifft2 |  Max and Min Filter |  free project |  bq32000 rtc |  fp growth |  sscom32 powered by TPK Guestbook 800480&ct=clnk?cmd=sign |  ccmp enter word verification in box below guestbook?mop=Ad |  HarwDisk powered by Fireboard cabbage patch RK=0 RS=ucIxTXwc |  ? Powered by Advanced Guestbook buzzard?src=http&ei=yD&sa=U |  RGB888 YUV Designed by: PHPLD Your Site Submit Article&am |  CSharp general ledger |  enkripsi RSA delphi |  codesys pid Designer: PHPLD Templates Submit Article degra |  level set method for two phase flow?mop=AddEntry&op=modload |  FFT c8051f340 |  ccmp enter word verification in box below guestbook?mode=r |  super mario bros |  yuv to bgr |  gale shapley |  EP2C5T144 |  AES Mask |  matlab code to create coupling matrix |  appointment booking |  grimson |  uvm Powered by Advanced Guestbook Powered by Advanced Gues |  Win32 API RS232 |  colour texture features using local binary pattern |  ffmpeg sdl android |  fiber optics attenuation |  AES 128 192 256 |  xml in action William Psrdi |  lzw data compression algoritham USING VHDL |  priority queue using heap |  level set method for two phase flow |  aes 128 C |  stft enhacement?name=&name=Guestbook?mop=AddEntry&op=modload |  ffmpeg rtsp powered by TPK Guestbook mailer&ct=clnk?name=G |  fast dtw matlab powered by Simple Machines?a=register* |  Aplikasi stock and sales |  tree construction in ns2 powered by TPK Guestbook Tree&ct= |  TX 7730 service manual classes dompdf classes dompdf dompd |  dnw for wince |  ccmp enter word verification in box below guestbook |  ffmpeg sdksdk JRTPLib rtp stream |  C CODE FOR READING TEST VECTORS FROM A FILE |  snake in eclipse |  linux echo |  linux ping?mop=AddEntry&op=modload&name=Guestbook&file=index |  tcp?mop=AddEntry&op=modload&name=Guestbook hit 42 href= s |  Write Chip s3cc921 Programmer dompdf |  rummy game|4 |  VC 图片显示类 |  C# Sockets |  OCR SDK CAPTCHA |  DCT compression and reconstructed |  dynamic programming problem resourses |  ServerAdministrator |  capon 收敛曲线 |  number puzzle by netbeans |  ?mop=AddEntry&op=modload&name=G hit 74 href= s 0 2d to 3D |  chartDirector 版 MGB OpenSource Guestbook snippet |  led display using 74hc138 and 74hc595?mop=AddEntry&op=modloa |  编码器电位器 |  matrix spirale in emu8086?mop=AddEntry&op=modload&name=Guest |  cat command c code |  school automation timetable source code in php |  fillhole |  irregular ldpc code |  low quening |  gsm710mux |  linux ping |  dsr 9005 |  carre algorithm |  电视信号数字化 |  车速表 |  信用社合规执行年个人自查报告 |