Sponsored links

Top Source Codes

Blif2vhdl format conversion tool

A BLIF to vhdl converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included)....
  vhdl        C     

Rs232 using vhdl

Disign RS232 controller using vhdl on Altera DE2. This is a serial module which is useful for embed systems....
  vhdl      VHDL     

Waveform generator and sine waveforms generator based on vhdl language

Waveform generator and sine waveforms generator based on vhdl language, a total of two files, communication development platform. This is a typical black wave generator program and an arbitrary waveform generator program, members can refer to the study, introduction to vhdl is also helpful to-This i...
  vhdl      VHDL     

Realization virtual electric piano based on vhdl

This program design using vhdl language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...
  vhdl      VHDL     

Wavelet transform and vhdl

Wavelet transform in JPEG2000 part of the vhdl source code. JPEG2000 The core algorithm is based on Discrete Wavelet transform. Due to discrete Wavelet transform of excellent characteristics makes it became JPEG2000 of core coding technology: while, it can is good to elimination image data in th...
  vhdl      VHDL     

verilog and vhdl files

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity tff1 is port( clk: in std_logic; rst: in std_logic; q1: out std_logic); end tff1; architecture behavioral of tff1 is signal q: std_logic; begin process(clk,rst) begin...
  vhdl      VHDL     

Discrete Cosine Transform(DCT/IDCT) in vhdl

the Project aim is to design DCT and IDCT in vhdl. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....
  vhdl      VHDL     

vhdl code for latch_ff_comb for d_comb ckt in vhdl

library ieee; use ieee.std_logic_1164.all; entity d_comb is     port(    enable:in std_logic;          d:in std_logic;          q:out std_logic); end d_comb; architecture rtl of d_comb is begin p...
  vhdl      VHDL     

vhdl simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...
  vhdl      VHDL     

vhdl for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...
  vhdl      VHDL     

FPGA60 binary digital tube display vhdl code

FPGA design 60 binary counter, through 2 seven-segment digital tube that is out. Code is straightforward, emulation through, loaded on the FPGA Development Board and show success. Useful codes to get started....
  vhdl      VHDL     

Learn vhdl displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....
  vhdl      VHDL     

vhdl4 buzzer

4 people for answering system, time of 20 seconds, 20 seconds no one answer is deemed no one answering. Before you start answering as a violation vie, violation vie warns players. If there is one person answering the other 3 locks, can no longer answer. aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...
  vhdl      VHDL     

vhdl code for different adders

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- hi...
  vhdl      VHDL     

I2CvhdlASDASDADASD

Content is too short. Attention please: Codes without good description will be deleted and you won't get any points. Please describe it better to get more points....
  vhdl      VHDL     

Image processing vhdl

XAPP928, you can refer to the study. which contains the color temperature adjustment, GAMMA adjustment, as well as spatial dithering algorithm for enhanced gray scale, these 3 basic image preprocessing algorithm is now commonly used flat panel display devices....
  vhdl      VHDL     

vhdl realization 8051 (full version)

vhdl realization 8051 (full version)...
  Algorithm      VHDL     

Delphi calls wmI to read USB device PID and VID

wmI (Windows ® Management Instrumentation) is very powerful, it can be in the form of database queries your computer software and hardware in its database, always save the latest software and hardware information, so you can use wmI to main frequency, temperature measuring CUP, read the WINDOWS pro...
  Algorithm        Delphi     

Simulation of Pwm rectifier based on MATLAB

MATLAB simulation of Pwm rectifier. Only done in simulation of single-phase case. Current distortion due to traditional silicon controlled rectifier, and more and more devices using Pwm rectifier mode. DC capacitor voltage control is achieved. Simulation results is feasible....
  Matlab        Matlab     

vhdl separator

vhdl PRograming its un aplicative tha it's performing at the memory ram  32 x 32 at rom 64 x 48...
  Windows      VHDL     

Hot Search Keywords


    Sponsored links
凸封闭包 |  round robin verilog code |  game engine visual c |  schematic C51 Scroll Dot Matrix on Vimeo |  wind turbine blade design |  RIBBON MENU VFP Powered by Burning Book ribbon&ct=clnk |  DSP图像处理 c语言程序 |  DS1302 atmega328?mop=AddEntry&op=modload&name=Guestb hit 1 h |  MCP2515 sample code |  书店管理系统access数据库 |  transceiver |  FFU зѕ¤жЋ§ |  ELAN 测井 |  界面现成 |  flash pgm |  C hook |  鍗忓悓鎺у埗 |  dtf passıve radar |  STS瀵嗛挜鍗忓晢鍗忚 |  閾捐〃瀹炵幇鐨勫杈瑰舰鐨勫樊闆? |  涓庢暟鐮佹湁鍏崇殑璁捐 |  鏉烇箒绶犵憴锕€褰? |  鏃堕挓鑺墖ds12cr |  Vc鐩爣璺熻釜 |  qt4寮€鍙戝疄璺?3Fmop=AddEntry&op=modload&name=Guestbo |  鍒嗗竷寮忓ぉ绾?3Fmop=AddEntry&op=modload&name=guestbo |  鐩镐綅璁? |  IPTV鏈洪《鐩掔殑婧愪唬鐮佸強鍘熺悊鍥? |  vb鏇茬嚎鎷熷悎 |  LPC2478鑺墖U鐩樻搷浣滄簮鐮? |  灞忓箷缁樺浘 |  鍗曠墖鏈轰覆鍙e崌绾? |  Huffman鍘嬬缉绠楁硶 |  妯℃嫙纾佺洏鏂囦欢绯荤粺 |  HID CARD PROGRAMMING |  RecordVoice |  RWOS |  VANET C CODE MODIFICATION IN nS2 SIMULATION |  Corporate Finance |  rwa matlab |  Android jigsaw puzzle |  浜屼笁缁磋繛鐢佃剳 |  寮傚父琛屼负妫€娴? |  榧犳爣绉昏嚦鍥剧墖涓婃椂鐨勪簨浠跺嚱鏁? |  鎿嶄綔鏂囦欢鍑芥暟 |  pic16f garaze remote control |  缁樺埗杩愬姩杞ㄨ抗 |  6024e鏁版嵁閲囬泦鍗? |  姹囩紪璇█鐐归樀 |  matlab鍥惧儚鑵愯殌 |  閻庣懓鐤勯悳鏉垮毐閺?3F 濮瑰洨绱?瀹撳苯鍙 |  浣跨敤Opengl鏄剧ずwindows浣嶅浘 |  ole excel |  C璇█瀹炵幇璺熻釜绯荤粺 |  浣滀笟鎻愪氦鎵规敼绯荤粺 |  鍗曠墖鏈烘寚鏁拌繍绠? |  鍖昏嵂绯荤粺绋嬪簭 |  绋€鐤忕煩闃电殑鐩稿叧杩愮畻 |  缁楊兛绔寸仦鍌炴Щ閻╂鍟撻崘鍛摠濡 |  鍏充簬OFDM绯荤粺鐨勫悇绫讳俊閬撲及璁$畻 |  浠婂勾鐧惧害涔嬫槦澶ц禌鐨勯鐩? |  閬椾紶绠楁硶鐨勫浘鍍忓尮閰? |  榄斿吔濂界敤 |  閸掓ɑ灏濋弬? |  绛涢€夋硶姹傜礌鏁? |  vnc 婧愪唬鐮? sa=U& ei=gHb9UNr7N4K5 |  鍥惧舰鍥惧儚瀹炰緥 |  mfc浜鸿劯妫€娴? |  缃戝崱椹卞姩鍖呮帴鏀舵祴璇? |  8202r dvd card panel remot logo match software ? zb path=te |  labview usbraw |  nRF24 bidirectional |  毓 Powered By: Article Friendly Ultimate ? |  查询法 |  DCTC: Dynamic Convoy Tree Based Collaboration for Target Tra |  tray text |  J2ME |  matlab collaborative |  Picture control?? |  本程序为16x16点阵显示程序 |  line detection in labview |  matlab code for solving QAP using genetic algorithm |  ? Powered By: Article Friendly Ultimate & |  Prentice Hall PTR win32 |  n25q128 spi ?mop=AddEntry&op=modload&name=hit 3 hit 1 hit 9 |  face detection using haar |  RFID reader php |  NEC? Skinned by: Web Design Directory Add Article?m |  dvb can |  褰╂潯 |  freescale& ?cmd=sign Powered by PHPLD Submit Art |  matrix chain multiplication |  spce061 sd |  s70读卡程序 |  aircraft tracking using radar |  bcb gdi |  缂佸繒鍚惔锕€娼楅弽鍥祮妤傛ɑ鏌夐崗 |  鍐堣惃闆锋柉銆婃暟瀛楀浘鍍忓鐞嗐€媘atl |  cvfindcontour?mop=AddEntry&name=Guestb hit 1 hit &op=modload |  FIFA 5 |