Sponsored links

Top Source Codes

FFT programs, based on verilog

FFT programs based on VHDL language, 256, rotation factor exists to write your own ROM inside, multipliers and data storage using IP core, if it needs to use, you need to add IP core, cannot be run...
  verilog      VHDL     

FPU Floating point unit verilog VHDL

FPU (Floating Point Unit) is very useful in the moden ASIC and SOC designs. This module has been verified by FPGA and EDA env. But if you want to use it in a real project, please verify it with some formal method. ...
  verilog      Verilog     

SRAM_16bit_512K

SRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_ 512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512KSRAM_16bit_512...
  Embeded        C     

space exploration orbit design

space exploration,orbit design the aerogel cells were made to be slightly larger than the spaces machined out of ... aerogel also had to survive the transition from atmospheric pressure to the vacuum of space . ... RTG's are important to the continuing exploration of the outer solar system...
  Matlab        Matlab     

You can freely define the length of bits

bit of c++ templates can only be developed with constant size, redefine a bit here so that it can be defined with variables first, easier...
  Algorithm        C++     

CSA - carry select adder (16 bit by verilog)

this is CSA of 16 bit by verilog there are three kinds of them   one is made up of 2bits/group and the others are 4bits/group ,and 8bits/group...
  Algorithm      Verilog     

SPI (verilog)

SPI interface to start the program. Using the verilog language. Attach testbench. Verification by the appropriate changes can be applied to different...
  Driver Development      Verilog     

bits control

There's two only programs look no further, One can go towards any one change one simple bit 01, another 驗 witnesses been separated from its 01 is there really are changing, I like the DVD directly count on two-FA model. GE people their pretty easy to use, I ho...
  Embeded        C++     

128,192,256bit high standard algorithm

AES Is a new encryption standard, it is block cipher algorithm, the packet length 128 bit key length 128bit 、 192bit 、 256bit Three, respectively, AES-128 、 AES-192 、 AES-256 。 AES is composed of three parts, for encryption, key and decrypt extension . This article written in c language...
  Crypt_Decrypt algrithms        C     

verilog timing adder float

Very practical implementation of floating-point adder. Very practical implementation of floating-point adder. Very practical implementation of floating-point adder. Very practical implementation of floating-point adder. Very practical implementation of floating-point adder....
  Image Processing      Verilog     

verilog simulation of digital stopwatch for source

1 . 具有暂停/启动功能;2. With resume function;3. 6 digital tube display hundreds of seconds, seconds and minutes. Solution : On request, using a bottom-up design approach, opting for max+plus2 For editing and debugging. The whole is divided into two sections: one is co...
  Embeded      Verilog     

Matlab+verilog implementation of LDPC decoding algorithm

Matlab implementation of minimum and LDPC decoding algorithm verilog implementation of MATLAB algorithms and have been decoded correctly. Absolute originality!...
  Matlab        Matlab     

code mau LCD4bit.c

void LCD_Enable(void) {  output_high(LCD_EN);  delay_us(100);  output_low(LCD_EN);  delay_us(500); } //Ham Gui 4 bit Du Lieu Ra LCD void LCD_Send4bit( unsigned char Data ) {     output_bit ( LCD_D4, Data & 0x01 );     output_bit ( LCD_D5, Data &...
  Data        C     

Chikat-9.4.1 Windows 32bit sample code

Chikat-9.4.1 Windows 32bit sample code Java POP3/SMTP email library. SMTP client for sending email. POP3 client for reading email. Works with Exchange Server (all versions) Works with all POP3 / SMTP servers Supports POP3 and SMTP...
  Java Development        Java     

hiddenbits

A digital watermark is a kind of marker covertly embedded in a noise-tolerant signal such as audio or image data. It is typically used to identify ownership of the copyright of such signal. "Watermarking" is the process of hiding digital information in a carrier signal; the...
  Image Processing        Matlab     

4-bit prallel adder

a>    Half adder module ha(sum,ca,a,b);     input a,b;     output sum,ca;              assign sum= a^b;         &nbs...
  verilog      Verilog     

sumador 4bits de 2 numeros hexadecimales con resultado en decimal en un display de 7 segmentos verilog

Electric circuit modeled in verilog that sums 2 numbers of 4 bits hexadecimals, converts the result to decimal and displays data on a 7 segmentation.  ...
  verilog      Verilog     

ripple carry adder

it is xilix project. it is generic code for ripple carry adder and its test bench is also their. it has minimum delay. it is checked. its working properly.      ...
  verilog      Verilog     

SRAM完整实现——verilog语言

本代码基于Xilinx FPGA开发平台,采用verilog语言编写,完整SRAM所有功能。已经过测试验证。...
  verilog      VHDL     

FPGA v4操作DDRII的verilog代码

本代码是基于xilinx公司的v4系列FPGA开发的verilog代码,此代码已经经过综合,映射等可以直接使用,是很好的学习资料,但是如果将此代码应用于商业所引起的后果自负,此代码严禁应用于商业,仅供学习和参考...
  verilog      Verilog     

Hot Search Keywords


    Sponsored links
vector field histogram |  cryption |  IMPLEMENTAION OF IMAGE RESTORATION |  crypto ?mop=AddEntry&op=modload&name=Guestbook hit 32 href |  水厂 开题报告 |  s 3 how to find snr Ultimate Guestbook Version Ultimate?m |  fru eeprom?mop=AddEntry&name=Guestbo h h hit 51 h&op=modload |  dmit software?mop=AddEntry&op=modload&name=Gu hit 13 href= h |  lerch grossman Submit Article PHP Link Directory lurch |  rexecd |  DSNetWork |  sample autocorrelation |  ATSHA204 Ultimate Guestbook Version way or&ct=clnk |  RF433 Ultimate Guestbook Version rock band?name=Guestb h& |  rgb to gray vhdl Ultimate Guestbook Version LED&ct=clnk |  heun method Ultimate Guestbook Version?cmd=sign?name=Guest |  preissmann Ultimate Guestbook Version Ultimate?cmd=sign?c |  n25q128 spi ?g? Ultimate Guestbook Version brain work |  bow object recognition ultimate guestbook version |  rgb yuv neon Ultimate Guestbook Version Dts?ct=clnk?c?cmd |  opengl yuv rgb Ultimate Guestbook Version shoots&ct=clnk |  wrox class=l onmousedown= return rwt this 309 A |  Kit for deverlopment modem ADSL 2plus dompdf dompdf dompdf |  matlab wavelet neural networks for equalization?mop=AddEntry |  verilog inout |  verilog ifft |  2440 ucgui |  verilog image |  color enhhancment |  rgb yuv neon Ultimate Guestbook Version Dts?ct=clnk |  matlab webcam interface |  Certification exam ssd 9?mop=AddEntry&op=modload&name=Guestb |  Kittler Illingworth Method for thresholding |  MCMC Gibbs Sampling ruby?cmd=sign |  CC1100 Bascom DIRECTORY SCRIPT BY PHP LINK DIRECTORY Add |  Picture control?? |  cryptdisk |  de2 115 VHDL ETHERNET?mop=AddEntry&name=G hit 10&op=modload |  feature selection weka |  double des?mop=AddEntry&op=modload&name=Guestbook&file=index |  de2 115 VHDL ETHERNET?mop=AddEntry&op=modload&name=G hit 10 |  de2 115 VHDL ETHERNET?cmd=sign |  STM32F4 FreeRTOS |  crypter pe |  folder scan |  Android menu 系统 |  九江四人斗地主 |  color edge detection |  cryptex |  Framebuffer ?mop=AddEntry&op=modload&name=hit 120 h hit 4 h |  s3c2410 schematic |  vector field histogram algorithm |  VC opencv |  Kit for deverlopment modem ADSL 2plus |  NLEOqMLdDpgA |  Kirsch mask matlab?mop=AddEntry&name=G hit hit &op=modload |  Kirchhoff Prestack Time Migration |  King EC |  verilog hdl scaler |  VHDL 矩阵特征值 |  CSMA CA RTS CTS NETWORK SIMULATOR 2 |  matlab 指纹 |  hiksvm Rate this Article : Current : 9 membered?name=G hit |  瓒呭0蹇冭剰鏁版嵁搴揕IDC |  bcb iocp |  转代理?name=guestbook hi h hit 5094 href= s 0 RFID CARD |  let cl |  verilog highway |  verilog i2c eeprom?mop=AddEntry&name=hit 61 href&o |  Kinect tracking NUI |  2iu5fv |  Magnetic Card Reader MAGTEK RK=0 |  Kill Viru |  KiFastCall?mop=AddEntry?name=Gu hit hit 46492 hr&op=modload |  KhEMiMOnAOzqcWC |  ALTERA lab7 |  color detection in c |  CRYPTAGE IMAGE |  DE2实验 |  fat32 on microblaze|4 |  crypt msp430 |  cryptarithmetic problem?mop=AddEntry&name=Guestbo&op=modload |  ? Powered by Advanced Guestbook=%?cmd=sign?name=G h hit h R |  串口 90C52?mop=AddEntry&name=guestbook hit 11 h&op=modload |  Text hold |  neural network bp face recognition |  matlab using Pso algorithm and PID Controller |  Firmware NOWADA 2450?cmd=sign |  nRF24L01 cvavr |  Games snake?cmd=sign Designer: Free PHPLD Templates S RS= |  RCS Radar powered by TPK Guestbook Balloon powered by TPK |  JustinIO Powered by: php Link Directory Add Article RS=^ADA |  g623 codec |  PRMA protocol |  verilog hdl code for ring counter |  verilog hdl 8259 |  verilog hdl projetcs |  unixkeylogger |  BER versus OSNR PLOT FOR optical ofdm?cmd=sign |  unkillable |