Verification of AND gate in system verilog
no vote
Description: To prepare aclass based layered test bench environment in SystemVerilog (SV) to verify a simple AND gate Responsibility: All the parts of testbench(Transaction, Generator/ Sequencer, BFM/Driver, Interface, Monitor, Checker/ Scoreboard,Agent and Environment) is developed in SystemVerilog.