LDPC MinSum Decoder implementation
no vote
I write a minsum decoder for synthesizable RTL implementation. And I also design parity check matrix in long code(1KB, 2KB) All are verified by FPGA platform, and the results are below and blog link. http://codebeauty.blogspot.tw/search/label/LDPC If you are interested in various applications, please let me know