Upload Code
loading-left
loading loading loading
loading-right

Loading

Profile
No self-introduction
codes (1)
AD7766-driven, FPGA,VERILOG
4.0
AD7766 drive, drive frequency is the highest 128k, 24MHz Board clock, after the PLL divider input driver, the program on the Altera Cyclone IVE verified; simulation files
289369366
2016-08-23
3
1
No more~