No self-introduction
Loading
Profile
Follow
codes (2)
aes-128bit encryption
no vote
The decryption process follows virtually the same order asencryption except for another round of mix columns on the generated keys beforegiving them to the add round key step. This flow is clearly explained in theFIPS-197 document. The encryption/decryption sequence Input data and key is fed in two blocks of 64 bits inconsequtive clock cycles with the load signal. 64 bits of input and key areread in the posedge after the load signal goes high and another block of 64bits of input and key are read in the posedge after the load signal goes low.Hence the complete data and key is loaded only when the load signal makes alow-high-low transition(basically a pulse). The process starts once the startsignal is pulsed and the output is validated with 'done' signal 13 clock cyclesafter the 'start' signal goes low . 'done' remains high unti
arfi0070 0 0
1
mini_aes verilog code in xilinx ise design suite
no vote
# $Id: README,v1.1.1.1 2005-12-06 02:47:45 arif_endro Exp $ Directory Layout . |-- bench -> the test benchdirectory | |-- data -> data files,`ecb_tbl.txt' file used for verification. | |-- doc -> documentationfiles | `-- source -> the VHDL source of this project. Test Bench If you want to run the test bench, then go to the bench subdirectory and then run the modelsim do file, i.e. `modelsim_bench.do'. This simulation will generate an output into a file called `ecb_tbl_result_enc.txt' and `ecb_tbl_result_dec.txt', then you can analyze those file to see the result. Sincerely, Arif E. Nugroho
arfi0070 0 0
1
No more~
Follows0
Fans0