No self-introduction
Loading
Profile
Follow
codes (3)
FPGA Verilog digital clock
4.3
Application background
This is an
alarm clock implementing functionality
of a digital alarm clock on a FPGA BOard.
It is
written in the Verilog language and it is a digital clock program running quite successfully on the FPGA Development Board. When Compared to other languages veilog
language is more useful and robust, this program includes various modules, you can
develop simulations on the Board.
Key Technology The Clock has the technology where simultaneously together with the the connection of the FPGA and following the switch is on, the clock starts. The alarm can be set using the dip-switches provided on the FPGA board. This is indicated through the LEDs of the corresponding dip switch. The counter keeps rolling and as soon as the alarm goes off, a buzzer like sound is magnified via a speaker.
bulent 0 0
1
VHDL FPGA counter
no vote
Application background This program gives information on how to make a counter application for the Basys2 board , which is an FPGA board from Digilent to those who are unfamiliar with it.
Key Technology It shows how to build up a counter and the required steps of setting up a project in ISE format, writing the VHDL code for the counter application, writing t
bulent 0 0
1
Digital clock based on clock.vhd FPGA
no vote
Application background Digita_Clock_clock.vhd_on_FPGA_
Digita_Clock_clock.vhd_on_FPGA _ Key Technology FPGA_appication_with_VHDL_sample_program_
FPGA_appication_with_VHDL_sample_program_
bulent 1 0
1
No more~
Follows0
Fans0