Upload Code
loading-left
loading loading loading
loading-right

Loading

Profile
No self-introduction
codes (1)
3 router design and verification
4.0
Application background This is the source code of a Router digital system used inside the Ethernet. The code has been written in Verilog using behavioral model. there are 3 slave and one master , thats why it is called 1x3 configuration. Key Technology The main RTL has been made using Xilinx ISE simulator. FPGA implementation has been done on sparten family FPGA. Alhou, ASIC implementation could also be done using any standard tool like Synopses etc.
sindhus
2016-08-23
0
1
No more~