Upload Code
loading-left
loading loading loading
loading-right

Loading

Profile
No self-introduction
codes (2)
Based on FPGA Ethernet Verilog code
no vote
Ethernet MAC layer frame design, Modelsim can be directly implemented on the simulation, for the study of Ethernet and FPGA has a great help. At the same time for the Ethernet frame format of the design of learning help is also very large.  
shangzhaopeng
2016-08-23
0
1
Based on MCU timer design
4.0
MCS-51 Series MCU timer / counter function is used to achieve timing, counting, and timing, counting the results of control.
shangzhaopeng
2016-08-23
0
1
No more~