Upload Code
loading-left
loading loading loading
loading-right

Loading

Profile
No self-introduction
codes (1)
UPP interface, verilog
no vote
FPGA communication, or FPGA and DSP communication interface protocol, with Verilog code, verification available!
AIC3106
2017-12-08
1
1
No more~