No self-introduction
Loading
Profile
Follow
codes (1)
circular FIFO buffer
no vote
This is a simple circular fist-in first-out queue in vhdl. The buffer size and data size can be configured through N and W parameters. The head of queue is available on output data. Two signals control the write and read of data. Two output signals info if buffer is empty or full.
S3PO 1 0
1
No more~
Follows0
Fans0