No self-introduction
Loading
Profile
Follow
codes (1)
Design of FFT processor based on 4 points and 2 decimation by time
no vote
Design of 4-point pipelined FFT processor based on Verilog HDL. It is written by base 2 extracted by time.
949946236 1 0
1
No more~
Follows0
Fans0