Upload Code
loading-left
loading loading loading
loading-right

Loading

Profile
No self-introduction
codes (4)
VHDL and verilog implementation of floating point
no vote
IEEE 754 floating point standard
bala22280
2016-08-23
0
1
VHDL and verilog implementation of floating point
no vote
Here are the steps again: First, convert the two representations to scientific notation. Thus, we explicitly represent the hidden 1. In this case,  X  is  1.01 X 2 2  and  Y  is  1.11 X 2 0 .
bala22280
2016-08-23
0
1
VHDL and verilog implementation of dds and fft
no vote
The core component of a DDS waveform generator is the accumulator. The accumulator is a running counter which stores the current phase value of the generated waveform. The rate at which the accumulator is updated and the accumulator increment value determine the frequency of the generated waveform. For example if the accumulator is updated 360 times per second and the accumulator increment is one degree, then the generated frequency is 1 Hz (360 degrees per second). When the accumulator phase value reaches the maximum (360 degrees) it rolls over and starts again at 0 degrees. In order to represent the phase value more accurately the accumulator commonly uses 32-, 48-, or 64-bit for the counter. In a 32-bit accumulator the phase value has a range from 0 to 4294967295 which represents one full cycle of the reference w
bala22280
2016-08-23
0
1
VHDL and verilog implementation of clock 20 and 50
no vote
fpga implemantaion of clock generation. if  i am working on 50 mhz clock generation i want to design clk counter with some clk 10mhz geneartion then what can i do for that one to implemneting 20mhz from 50mhz without using any ip core directly using coding tecniques we can implemen
bala22280
2016-08-23
1
1
No more~