No self-introduction
Loading
Profile
Follow
codes (1)
SDRAM test FPGA
4.0
Application background DRAM, is dynamic random-access memory synchronous (dynamic random access memory) for short. There is a synchronous interface for dynamic random access memory (DRAM). Usually, there is an asynchronous interface with the DRAM, so it can always respond to the change of the input.. The SDRAM has a synchronous interface, waiting for a clock signal before the response controls input, so that the computer can synchronize with the system bus. The clock is used to drive a finite state machine, and the operation of the instruction is performed by the instruction.. This makes the SDRAM have a more complex operation mode than the asynchronous DRAM (DRAM asynchronous) without the synchronous interface.. Key Technology Very good Verilog based SDRAM test code, debugging several weeks before debugging through, I hope you like.
panjie985 0 0
1
No more~
Follows0
Fans0