Upload Code
loading-left
loading loading loading
loading-right

Loading

Profile
No self-introduction
codes (1)
VHDL Design of 16 Radix 4 point FFT
4.0
Design and functional implementation of a  16-point pipelined FFT architecture is presented.  The  architecture is based on the radix-4 algorithm.  By exploiting the  regularity of the algorithm, butterfly operation and multiplier  modules were designed.  The architecture adopts four butterflies,  and the pipeline stage is optimized to balance the processing  speed and the area.
Lekha338958
2016-08-23
0
1
No more~