No self-introduction
Loading
Profile
Follow
codes (3)
VLSI Implementation of Cryptographic Algorithm
no vote
Hello Every One,
This is implementation of RC4 cryptographic algorithm which is developed based on the idea taken from internet
It's quite easy to use:
Step : 1: First, issue reset (rst)
Step : 2: Load the password byte-by-byte into the password_input port. The lenght of
the password is KEY_SIZE
Step : 3: Issue 768 clocks to perform key expansion
Step : 4: Wait 1536 clocks while the module discards the first weak bytes of the
stream as per RFC 4345.
Step : 5: Now you should start receiving the pseudo-random stream via the output bus,
one byte every clock. The
verification 0 0
1
Floating Point Unit
2.0
This document describes the Verilog double precision floating point core, t hese
cores are designed to meet the IEEE 754 standard for double precision floating point arithmetic.
Floating Point IP Core (Verilog)
The floating point IP core is separated into 7 source files:
1. fpu_double.v (top level)
2. fpu_add.v
3. fpu_sub.v
4. fpu_mul.v
5. fpu_div.v
6. fpu_round.v
verification 3 0
1
Cordic algorithm
no vote
CORDIC (Coordinate Rotation Digital Computer) is an algorithm for computing transcendental
functions like sine, cosine and arctangent. The method can also be easily extended to compute square
roots as well as hyperbolic functions.
The algorithm works by reducing the calculation into a number of micro-rotations for which the
arctangent value is precomputed and loaded in a table. This method reduces the computation to
addition, subtraction, compares, and shifts. All functions easily performed by FPGAs.
The highly configurable CORDIC core realizes a 1st quadrant coordinate rotational digital computer
verification 0 0
1
No more~
Follows0
Fans0