No self-introduction
Loading
Profile
Follow
codes (1)
DDR2 controller, Verilog source code
4.1
Using Verilog prepared of DDR2 controller, achieved has DDR2 of reads and writes function, in Xilinx vietex5 Shang to achieved, achieved has Imaging algorithm in the of data turn home,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
imba6450 6 0
1
No more~
Follows0
Fans0